All entries for Prithu Sharma

• Print This Page
• Download as PDF

High-efficiency, Low-cost Photovoltaics Using III-V on Silicon Tandem Cells

• Authors: P. Sharma, M. T. Bulsara, E. A. Fitzgerald
• Sponsorship: Singapore-MIT Alliance



Figure 1: Cross-sectional <220> bright field TEM of GaAsyP1-y on (a) Si_0.5Ge_0.5 and (b) Si_0.4Ge_0.6 virtual substrates on 6° offcut towards the nearest {111} plane Si (001) substrate.

Photovoltaics and sustainability have received a lot of attention lately. We seek a tandem photovoltaic device using silicon as both the substrate and lower cell and GaAsP as the upper cell. The ideal band gaps for this two-cell tandem structure with silicon at 1.1eV and GaAsP at 1.75 eV allows access to the highest efficiency possible for a two-cell tandem, 36.5%. The lattice mismatch between GaP and Si is 0.37%; therefore, these two materials constitute a nearly ideal combination for the integration of Si and III–V semiconductor-based technologies. But defect-free heteroepitaxy of GaP on Si has nevertheless been a major challenge.

One can envision a process in which a Si_1-xGe_x graded buffer is grown on a Si wafer to extend the lattice parameter part of the way to GaAs, at which point a lattice-matched GaAs_yP_1-y is grown on the Si_1-xGe_x surface, followed by tensile grading of the GaAs_yP_1-y until GaP is reached. Identifying the composition where the transition can be made from Si_1-xGe_x to GaAs_yP_1-y depending on the application is an integral objective of this study. This study will provide the flexibility to engineer the lattice constants from Si to Ge and GaP to GaAs while maintaining low threading dislocation density (TDD) and surface morphology suitable for device processing. In this study the successful growth of high-quality lattice-matched GaAs_yP_1-y on Si_0.5Ge_0.5, Si_0.4Ge_0.6, and Si_0.3Ge_0.7 virtual substrates has been achieved. Various characterization techniques clearly reveal a high quality crystalline interface (Figure 1) between Si_1-xGe_x and GaAs_yP_1-y with low TDD suitable for device processing and no rampant dislocation nucleation, anti-phase boundaries, stacking faults, or other crystalline defects.  Further work will explore the temperature window for the epitaxial growth of GaAs_yP_1-y on Si_1-xGe_x with higher Si content, as the end goal is to get a defect-free GaP film on Si substrate.