

Discrete Domain Switching in Scaled Oxide-Channel Ferroelectric FETs

Yanjie Shao, Elham R. Borujeny, Jorge Navarro, John Chao-Chung Huang,

Tyra E. Espedal, Dimitri A. Antoniadis and Jesús A. del Alamo

Massachusetts Institute of Technology







Sponsorship: SRC (#3140.001) and Intel



Ferroelectric $\text{Hf}_x\text{Zr}_{1-x}\text{O}$

Ferroelectric (FE) $\text{Hf}_x\text{Zr}_{1-x}\text{O}$ (HZO):



- stores polarization charge due to unique crystal structure
- CMOS compatible



● : Hf/Zr atom ● : O atom ● : O atom for ferroelectricity

Integration of FE-HZO on CMOS: from FEOL to BEOL



Logic



FE-FinFET

Krivokapic, IEDM 2017



Memory



FE-FET

Dunkel, IEDM 2017


AI hardware



FE Analog Synapse


Jerry, IEDM 2017

BEOL FE technology



Our focus: BEOL-compatible FE-FET technology for memory and AI applications



Design and fabrication of BEOL FE-FETs



- 50 nm W sputtering
- W back gate patterning
- 10nm HZO/1nm Al_2O_3 by PEALD
- RTA @ $T = 400 \text{ }^\circ\text{C}$, 1 min
- Gate via opening
- ITO sputtering
- Mesa patterning
- Ni/Au contact deposition
- Probe-pad fabrication


- CMOS-compatible thermal budget
- Highly-scaled device geometry

Working principle of FE-FETs





- Two V_T states with complete FE polarization switching

DC I-V characteristics of FE-FETs




- Linear turn-on and high on-state current
- Prominent counter-clockwise FE memory behavior
- Large MW = 2.2 V @ $L_{ch} = 40 \text{ nm}$

Impact of L_{ch} scaling on MW




- Saturated MW vs. L_{ch} when $L_{\text{ch}} < 80 \text{ nm}$
- Sharp decrease of MW when $L_{\text{ch}} > 80 \text{ nm}$
- MW rather independent of channel width

Gradual conductance switching: artificial synapses




- Wide channel $\sim 5 \mu\text{m}$
- Conductance dynamic range $\sim 5\times$
- Overall symmetric modulation

Discrete conductance switching: multi-state memory





- Narrow channel = 230 nm
- 3 distinct conductance states
- Discrete switching seen in highly-scaled devices (both W_{ch} and L_{ch})

Discrete domain switching





- Discrete local activation fields (E_a) for different domains
- Wider devices → smoother distribution of local activation field

An interesting question: what is the domain size?






- Wide $E_g > 3 \text{ eV}$ for ITO \rightarrow weak vertical E-field in the off state in the channel
- Switching of FE polarization in a domain likely requires direct contact to S/D
- Domain size estimated to be $\sim 40 \text{ nm}$

Endurance characteristics




- Endurance $\sim 10^5$ cycles
- Clear increase of current in “Erase” state with more cycling

Endurance characteristics in the literature




$8 \text{ nm HZO}/$
 $1 \text{ nm Al}_2\text{O}_3$
 In_2O_3 channel
Lin, IEDM 2021



- Negative V_t shift commonly seen in oxide-channel FE-TFTs
- Origin of this?



Understanding endurance: V_t and S shift



Minimum S defined within a current range that is at least one decade


- Upward sweep: $\Delta V_t < 0$, S unchanged \rightarrow no interface state generation
- Downward sweep: V_t nearly unchanged

Understanding endurance: domain pinning





- Virgin narrow-channel device (no endurance cycling)
- Conductance not going back to original value after full cycle
- Pinning of certain FE domains in low- V_t state (“up” direction)
- Origin of oxide-channel FE-FET fatigue?

Hypothesis on domain switching and pinning



- Domains can be pinned due to fatigue or due to electrostatically inactive

Possible origin of domain structures



Lederer, APL 2019

- Polycrystalline nature of HZO film
- Grain size $\sim 20\text{-}40$ nm, close to our estimated domain size

Conclusions

- Rich functionality of FE-HZO for BEOL applications
- Large MW requires $L_{\text{ch}} < \sim 80$ nm, while MW independent of W_{ch}
- Discrete domain switching observed in narrow-width oxide-channel FE-FETs
- FE-FET fatigue arises from negative V_t shift and domain pinning

Acknowledgements

- MIT Microsystems Technology Laboratories
- MIT.nano
- Prof. Pedro Barquinha's research group at NOVA University Lisbon
- SRC and SRC liaisons
- Unrestricted seed grant from Intel through the MIT AI Hardware Program



MIT AI Hardware Program

