

Gate current degradation in W-band InAlN/AlN/GaN HEMTs under Gate Stress

Yufei Wu and Jesús. A. del Alamo
Microsystems Technology Laboratories
Massachusetts Institute of Technology
Cambridge, MA 02139, U.S.A.

Phone: 1-857-269-0441, email: yufeiw@mit.edu

Abstract—Schottky gate degradation of W-band InAlN/AlN/GaN high-electron-mobility transistors (HEMTs) has been studied under prolonged positive gate stress. Two different degradation mechanisms have been identified. In an early stage, a gate leakage current increase takes place without any observable drain current nor source and drain resistance degradation. We propose electric field induced trap generation in the AlN barrier layer as the cause. Under harsher gate stress, a second degradation mechanism kicks in where gate leakage current, as well as drain current and the source and drain resistances degrade significantly. We attribute this to Schottky barrier degradation due to severe local self-heating.

Index Terms—InAlN/AlN/GaN, trap generation, self-heating, Schottky gate breakdown.

I. INTRODUCTION

Ever since GaN High-Electron-Mobility-Transistors (HEMTs) became commercially available about a decade ago, the market for GaN RF power amplifiers has grown rapidly. Recently, there has been strong interest in InAlN/GaN HEMTs fabricated on SiC substrates for millimeter-wave applications. This is a result of their excellent gate length scaling potential which stems from the high spontaneous polarization of InAlN and yields a large two-dimensional electron gas (2DEG) density at the InAlN/GaN interface even with a very thin barrier layer [1].

Recent technology improvements have enabled ultrascaled InAlN/GaN HEMTs with f_T of 400 GHz by minimizing parasitic effects as reported in [1]. In addition, InAlN/GaN HEMTs with high drain current (more than 1.2 A/mm), high breakdown voltage (73 V), and simultaneous high f_T (113 GHz) and f_{max} (230 GHz) have been reported [2]. Furthermore, InAlN/GaN HEMTs with a low ohmic contact resistance of 0.36 Ω -mm have also been realized [3]. All these results demonstrate the potential of InAlN as a barrier material for ultra-high-frequency power amplifier applications.

However, in nanometer-scale InAlN/GaN HEMTs, the use of a very thin barrier layer also brings leakage current and reliability concerns to the fore. In typical designs, the absence of a dielectric in the gate stack implies that gate leakage current is relatively large. In addition, the high dislocation density of GaN heterostructures grown on Si or SiC means that defect-related charge transport mechanisms such as Poole-Frenkel emission and trap-assisted-tunneling can

become dominant in the gate leakage current [4]–[6]. Research focusing on suppressing the thermionic emission portion of the gate leakage by improving material properties as well as using metals with large work functions has been going on for some time. However, up till now, there has been no single good solution. This is partly due to the fact that charge transport mechanisms as well as gate stack degradation mechanisms are not well understood.

It has been reported that in AlGaIn/GaN HEMTs, under OFF-state stress, time-dependent defect generation in the AlGaIn barrier layer can result in increase of gate leakage [7]. Recently, under forward gate stress, time-dependent defect generation in the gate stack of p-GaN gate AlGaIn/GaN HEMTs has also been observed [8]. Despite progress in understanding leakage current issues in the AlGaIn/GaN system, so far, to our knowledge, there are no studies that have focused on the degradation mechanisms related to the gate region of InAlN/GaN HEMTs under positive gate stress. Developing an understanding of these issues is the motivation for our work.

This manuscript presents a study of reliability of InAlN/AlN/GaN HEMTs with emphasis on positive gate stress conditions. Under prolonged mild forward gate stress, we have observed the creation of a gate leakage path which we believe to be a result of defect generation in the AlN layer. Under harsh forward gate stress, on the other hand, we observe not only gate leakage path creation but also source resistance (R_S) and drain resistance (R_D) increases as well as drain current degradation. We attribute this to significant local self-heating-induced Schottky barrier degradation.

II. DEVICES AND STEP-STRESS EXPERIMENTS

The devices studied here are industrially prototyped InAlN/AlN/GaN HEMTs with $L_G = 40$ nm fabricated on a SiC wafer. Enhancement-mode is achieved through gate recessing of the entire InAlN layer leaving only a 1 nm AlN barrier between the GaN channel and the gate metal.

Previously we have shown that under high- V_{DS} -high- I_D stress, significant degradation of the gate current takes place during the first few tens of seconds [2]. Additionally, we found that, unlike in conventional AlGaIn/GaN devices where the barrier is relatively thick, the stress-induced leakage path appears on the source side [9]. This is unexpected particularly in light of conventional AlGaIn/GaN HEMTs with a thicker barrier layer for which drain-side degradation dominates under

similar stress conditions [10]–[12]. After analyzing the difference in terms of stress conditions on the source and drain sides, we postulated a defect formation degradation mechanism caused by high electric field across the 1 nm AlN layer on the source side together with high $I_{G_{stress}}$ (through the source side) coupled with significant self-heating [9].

To further our understanding of this degradation mode, in this work we have conducted several gate stress experiments under $V_{DS} = 0$ V bias. This ensures a simpler symmetric stress condition.

In a first assessment, we have carried out a step-stress-recovery experiment with $V_{DS, stress} = 0$ V and $V_{GS, stress}$ increasing from 0.1 to 2.5 V in 0.1 V steps at room temperature (RT). The stress and recovery times corresponding to each stress step are both 5 minutes.

Shown in Fig. 1 is the time evolution of drain resistance R_D (a), gate current during stress $I_{G_{stress}}$ (a inset), and OFF-state gate current $I_{G_{off}}$ (at $V_{GS} = -2$ V and $V_{DS} = 0.1$ V). R_S behaves similarly to R_D and is not shown here. From Fig. 1(a) inset, we noticed that as $V_{GS, stress}$ reaches 2.3 V, there is visible degradation of the stress bias current $I_{G_{stress}}$ under constant voltage conditions. R_D (Fig. 1(a)) starts to degrade at a similar critical stress voltage, that is when $V_{GS, stress}$ exceeds 2.3 V. $I_{G_{off}}$, on the other hand, starts to increase at an earlier stage when $V_{GS, stress}$ exceeds about 1.7 V (Fig. 1(b)). An acceleration in $I_{G_{off}}$ degradation occurs later at $V_{GS, stress} = 2.3$ V. The saturation drain current $I_{D_{max}}$ (at $V_{GS} = 2$ V, $V_{DS} = 4$ V) also exhibits fast degradation as $V_{GS, stress}$ exceeds 2.3 V (not shown), in agreement with R_D degradation.

For $V_{GS, stress}$ less than 2.3 V during recovery (pink points in Fig. 1), R_D almost recovers completely during each recovery period following stress. $I_{G_{off}}$, on the other hand, recovers largely but not fully especially for $V_{GS, stress}$ higher than about 2 V. This is also an indication of trap generation. As $V_{GS, stress}$ exceeds 2.3 V, both R_D and $I_{G_{off}}$ show only partial recovery. These results suggest the existence of two mechanisms: a first one causing the initial increase in $I_{G_{off}}$ and a second one leading to further rapid $I_{G_{off}}$ increase, $I_{D_{max}}$ decrease, as well as R_D and $I_{G_{stress}}$ increases.

At the end of the experiment, in order to separate permanent and recoverable degradation, we conducted a thermal detrapping step designed to detrapp all electrons and reveal permanent degradation [9]. The red dots in Fig. 1 (a) and (b) represent measured values after thermal detrapping. Both R_D and $I_{G_{off}}$ recovered by a considerable amount though not completely, indicating the coexistence of trapping related degradation and permanent degradation. Fig. 2 shows the transfer characteristics before and after the experiment with the device fully detrapped. In this figure we see that in addition to severe $I_{D_{off}}$ degradation, there is significant permanent degradation of I_D in the ON regime, as well as a permanent positive V_T shift.

To understand the role of temperature, we then conducted a high temperature ($T_{stress} = 150^\circ\text{C}$) step-stress experiment, again with $V_{DS, stress} = 0$ V and $V_{GS, stress}$ increasing from 0.1 to 2.5 V in 0.1 V steps. The stress time during each step is 1 minute.




Figure 1. Degradation of (a) R_D (measured with gate current injection method [5] with $I_{G_{inj}} = 20$ mA/mm) and $I_{G_{stress}}$ (inset) (b) $|I_{G_{off}}|$ (at $V_{GS} = -2$ V, $V_{DS} = 0.1$ V) as a function of stress time in a step-stress-recovery experiment with $V_{GS, stress} > 0$ and $V_{DS, stress} = 0$. $I_{G_{off}}$ starts to degrade at $V_{GS, stress} = 1.7$ V. Enhanced $I_{G_{off}}$ degradation as well as R_D and $I_{G_{stress}}$ degradation happen as $V_{GS, stress}$ reaches 2.3 V.




Figure 2. I_D - V_{GS} transfer characteristics before and after stress experiment shown in Fig. 1. The device is fully detrapped in both cases. V_T shifts positive. $I_{D_{max}}$ drops and OFF-state I_D increases after stress.

Fig. 3 shows the time evolution of R_D , $I_{G_{stress}}$, and $I_{G_{off}}$ in a format similar to Fig. 1. This time, under high T_{stress} , R_D , R_S (not shown), and $I_{G_{stress}}$ start to degrade at a lower $V_{GS, stress}$ level of about 2 V. $I_{G_{off}}$ starts to increase significantly at $V_{GS, stress}$ around 1.4 V. Both critical voltages are lower than

under RT stress, suggesting that both mechanisms are thermally enhanced. At the end of the experiment after thermal detrapping, this device also shows significant permanent I_D drop (not shown). V_T extraction, however, is no longer meaningful for this device due to excessive leakage current increase under the harsh stress.

Previous studies in AlGaIn/GaN HEMTs have shown TDDB-like gate current degradation under OFF-state stress [7], which is believed to be caused by trap generation in the AlGaIn barrier under high electric field and high temperature. Moreover, recently, under forward gate stress, time-dependent defect generation in the gate stack of AlGaIn/GaN HEMTs with a p-GaN gate has also been observed [8]. In our gate stress experiments, the mechanism associated with the initial I_{Goff} increase is likely due to similar trap generation in the AlN barrier. This layer is only 1 nm thick, and at a V_{GS} of around 1.7 V (1.4 V in the high temperature stress experiment), the electric field across it can be very large. Such a condition would favor defect generation in the AlN layer. Also, a lower critical voltage at higher stress temperature is consistent with typical TDDB behavior in Si MOSFETs. In the AlGaIn/GaN HEMT system, similar temperature dependence under OFF-state stress has also been reported [13].




Figure 3. Degradation of (a) R_D and $I_{Gstress}$ (inset), (b) $|I_{Goff}|$ (at $V_{GS} = -2$ V, $V_{DS} = 0.1$ V), as a function of stress time in a high T (150°C) step-stress experiment with $V_{GS, stress} > 0$ and $V_{DS, stress} = 0$ V. I_{Goff} starts to degrade at $V_{GS, stress}$ around 1.4 V. Significantly enhanced I_{Goff} degradation as well as R_D and $I_{Gstress}$ degradation happen at $V_{GS, stress}$ around 2.0 V.

The second mechanism, which takes place at higher $V_{GS, stress}$ and $I_{Gstress}$ values (and thus entails significant local self-heating), might be related to thermally-induced Schottky gate degradation. This is consistent with our previous study on similar devices [14].

III. CONSTANT GATE STRESS EXPERIMENT

To further our understanding and separate the effects and corresponding signatures of the two degradation mechanisms proposed above, we have designed a RT constant gate stress experiment at a relatively low $V_{GS, stress}$ level (2 V) for an extended period of time such that only trap generation in the AlN layer (the first degradation mechanism) is to be expected. Fig. 4 shows the change of R_D , $I_{Gstress}$, and I_{Goff} during the experiment.




Figure 4. Degradation of (a) R_D and $I_{Gstress}$ (inset), (b) $|I_{Goff}|$ (at $V_{GS} = -2$ V, $V_{DS} = 0.1$ V) as a function of stress time in a RT constant gate stress experiment with $V_{GS, stress} = 2$ V and $V_{DS, stress} = 0$ V. I_{Goff} starts to become noisy and degrade at around 500 s. R_D and $I_{Gstress}$, on the other hand, do not show significant degradation.

From Fig. 4(a) inset, we notice that unlike the previous two experiments (Figs. 1(a) and 3(a)), where the stress conditions are harsher, $I_{Gstress}$ keeps decreasing, possibly due to electron trapping. This is also an indication of the absence of Schottky gate degradation (the second degradation mechanism observed in the previous two experiments). R_D throughout the experiment does not change much, which further indicates the lack of the second degradation mechanism under this

relatively low gate stress. In Fig. 4(b), I_{Goff} becomes noisy close to t_{stress} around 500 s and that is also the point beyond which I_{Goff} starts to increase. This strongly suggests the onset of trap generation.

To see the overall permanent degradation of this device, we again performed thermal detrapping and then characterized the device. Fig. 5 shows that under this stress condition, there is significant increase in the OFF-state drain current which is consistent with the observed I_{Goff} increase shown in Fig. 4(b). However, there is negligible permanent I_{Dmax} and V_{T} degradation. This indicates the absence of the second degradation mechanism, as expected.




Figure 5. $I_{\text{D}}-V_{\text{GS}}$ transfer characteristics before and after stress. OFF-state I_{D} increased due to an increased gate leakage. Neither I_{Dmax} nor V_{T} show significant degradation.

IV. THERMAL STRESS

In Section II, we noted an enhancement of the second degradation mechanism under high T_{stress} . In order to verify the correlation between high junction temperature and the second degradation mechanism, we carried out pure thermal stress experiments on a virgin device.




Figure 6. $I_{\text{D}}-V_{\text{GS}}$ transfer characteristics before and after thermal stress at 400 and 500 °C for 1 minute at each temperature. With stress temperature increasing, device I_{Dmax} keeps decreasing and V_{T} keeps shifting positive.

A virgin device was sequentially annealed at 400 °C and 500 °C for 1 minute each in an N_2 environment. RT device

characterization was carried out before and after stress as well as in between the two thermal stress steps. Fig. 6 shows $I_{\text{D}}-V_{\text{GS}}$ curves of the device before and after thermal stress. Thermal stress results in a reduction in saturation drain current I_{Dmax} and a positive shift in V_{T} . There is only minor degradation of the off-state current. These observations are consistent with the second mechanism identified in the experiments of Figs. 1 and 3. This supports the hypothesis of self-heating induced Schottky gate degradation under strong forward bias gate stress.

V. GATE CURRENT: DOMINANT CHARGE TRANSPORT MECHANISMS

To understand the dominant charge transport mechanisms related to the gate current, we conducted $I_{\text{G}}-V_{\text{GS}}$ measurements before and after stress in a temperature range from -50 °C to 200 °C in virgin and stressed devices. For the virgin devices, we found that thermionic field emission (TFE) explains well the gate current in the low forward regime (before series resistance effects become important). This is shown in Fig. 7. Here we show a fit of the $I_{\text{G}}-V_{\text{GS}}$ characteristics between -50 °C and 200 °C with an I-V relationship given by

$$I_{\text{TFE}} = I_{\text{S}} \exp(qV_{\text{GS}}/E_0), \quad (1)$$

where I_{S} is approximated as [15]

$$I_{\text{S}} \approx \frac{A\sqrt{\pi E_{00}q(\phi_b - V_{\text{GS}})}}{kT \cosh(E_{00}/kT)} \exp\left[-\frac{q\phi_b}{E_0}\right], \quad (2)$$

and

$$E_0 = E_{00} \coth(E_{00}/kT), \quad (3)$$

In these equations, ϕ_b is the effective Schottky Barrier Height (SBH), A is the classical Richardson constant and the rest of the symbols have their usual meaning. This formulation assumes that the penetration of the Fermi level inside the conduction band is much smaller than ϕ_b which is valid for the low gate bias range studied here.

Experimentally, E_0 for each temperature can be obtained from the slope of $\ln(I)$ vs. V plots (Fig. 7). The obtained values of E_0 are graphed in Fig. 8 against kT . The full collection of values is well described by (3) with a single value of $E_{00} = 23 \text{ meV}$, as indicated by the red line. This gives us confidence in the extraction procedure. ϕ_b can then be estimated from the saturation value of I_{G} , that is, the extrapolation of I_{G} to $V_{\text{GS}} = 0$. By rearranging (2) and taking the natural log on both sides of the equation, we obtain:

$$\ln(I_{\text{S}}kT \cosh(E_{00}/kT)) = \ln(X) - \frac{q\phi_b}{E_0}, \quad (4)$$

with

$$X = A\sqrt{\pi E_{00}q(\phi_b - V)}, \quad (5)$$

Here, X is independent of T . Using (4), ϕ_b can be extracted from the slope of a plot $\ln(I_S kT \cosh(E_{00}/kT))$ vs. $\frac{1}{E_0}$, as shown in the inset of Fig. 7. The extracted value of ϕ_b is 0.95 eV.

Similar fittings have been performed on several virgin devices. In all cases, the I_G - V_{GS} fits are excellent and the extracted SBHs were all around 1 eV.




Figure 7. $|I_G|$ vs. V_{GS} measured at $V_{DS} = 0$ V from -50 °C to 200 °C for the virgin sample in Fig. 1. Symbols represent experimental measurements and lines represent TFE fittings. Inset shows extraction of SBH which is about 0.95 eV.




Figure 8. Plot of extracted E_0 as a function of temperature. Red line is fitting based on (3) with $E_{00}=0.023$ eV being the fitting parameter.

After a mild constant $V_{GS} = 2$ V stress (device in Fig. 4), we found that the I - V characteristics changed significantly and can no longer be well described by the TFE model. Considering our hypothesis of defect generation in the AlN layer under this mild gate stress, we used a Poole-Frenkel (P-F) emission model [6] which turns out to fit the gate current reasonably well. According to [6],

$$I_{PF} = CE \exp \left[-\frac{q(\phi_t - \sqrt{qE/\pi\epsilon})}{kT} \right], \quad (6)$$

where C is a constant, E is the electric field across the barrier layer, ϵ is the permittivity of the barrier at high frequency, and ϕ_t is the barrier height for electron emission from the trap state to a continuum of states (conduction band edge or dislocations).

According to (6), by taking the natural log on both sides of the equation, we obtain

$$\ln(I_{PF}/E) = m(T) + n(T)\sqrt{E}, \quad (7)$$

where

$$m(T) = \ln(C) - \frac{q\phi_t}{kT}, \quad (8)$$

and

$$n(T) = \frac{1}{kT} \sqrt{q/\pi\epsilon}, \quad (9)$$

From (7), for each temperature, a plot of $\ln(I_{PF}/E)$ vs. \sqrt{E} should be a straight line from which the intercept to $E = 0$, $m(T)$ can be extracted.

This is indeed the case as illustrate by Fig. 9. Here, we use V_G instead of E since we expect a linear correlation between the two and the threshold voltage is close to 0. From the extracted values of $m(T)$, (8) suggests that a graph of $m(T)$ vs. $1/kT$ should be a straight line with slope $-\phi_t$. As Fig. 9 (inset) shows, this is indeed the case and a trap energy level ϕ_t of around 0.36 eV is derived. This is close to the donor level of N vacancy in AlN of 0.5 eV as reported in the literature [16].

Similar TFE fittings before and after stress were carried out on the I_G - V_{GS} characteristics of the device with a severely degraded Schottky junction (device shown in Fig. 1). After stress, as shown in Fig. 10, the temperature and gate bias dependence of the device changed significantly. A similar I_G - V_{GS} shape regardless of T indicates a different charge transport mechanism than TFE. Again, in this case, the P-F model reasonably describes the I_G - V_G characteristics and yields a trap energy level of about 0.11 eV (Fig. 11) which is much smaller than the previously obtained value of 0.34 eV for the device stressed under mild gate voltage (Fig. 9). This is consistent with a different degradation mechanism dominating the gate current, as postulated above. This extremely shallow energy level also suggests a significantly degraded Schottky junction.

VI. CONCLUSIONS

In summary, we have investigated Schottky gate related degradation of InAlN/AlN/GaN HEMTs with a very thin barrier layer under forward gate stress. We have identified two degradation modes that are thermally enhanced. A first mechanism leads to an increase of I_{Goff} but does not affect saturation drain current (and thus output power). We attribute this to trap generation in the AlN layer similar to dielectric degradation under both positive and negative gate stresses in a Si MOSFET. The second degradation mechanism also results in an increase of I_{Goff} , and additionally in a drop in saturation drain current, a positive V_T shift, and R_D and R_S increases. We postulate that this is due to Schottky gate degradation as a result of high junction temperature. Our findings are consistent with a source-side degradation mechanism postulated under harsh ON-state stress conditions.




Figure 9. $\ln(|I_G|/V_G)$ vs. $V_G^{0.5}$ measured at $V_{DS} = 0$ V from -50 °C to 200 °C for the sample in Fig. 5 at end of experiment (fully detrapped). Symbols represent experimental measurements and lines represent P-F fittings. Inset shows the extraction of trap level which is around 0.36 eV.




Figure 10. $|I_G|$ vs. V_{GS} measured at $V_{DS} = 0$ V from -50 °C to 200 °C for sample in Fig. 1 at the end of stress experiment (fully detrapped). Symbols represent experimental measurements and lines represent TFE fittings.




Figure 11. $\ln(|I_G|/V_G)$ vs. $V_G^{0.5}$ measured at $V_{DS} = 0$ V from -50 °C to 200 °C for sample in Fig. 1 at the end of stress experiment (fully detrapped). Symbols represent experimental measurements and lines represent P-F fittings. Inset shows the extraction of trap level which is very shallow at 0.11 eV.

ACKNOWLEDGMENT

We acknowledge fruitful discussions with José Jiménez of Qorvo. We also thank Qorvo for providing the devices used for this study. This research is funded by the National Reconnaissance Office under contract number DII NRO000-13C0309.

REFERENCES

- [1] Y. Yue et al., "Ultrascaled InAlN/GaN High Electron Mobility Transistors with Cutoff Frequency of 400 GHz," *Jpn. J. Appl. Phys.*, vol. 52, no. 08JN14, pp. 1-2, May 2013.
- [2] K. Joshin, K. Makiyama, S. Ozaki, T. Ohki, N. Okamoto, Y. Niida, M. Sato, and S. Masuda, "Millimeter-Wave GaN HEMT for Power Amplifier Applications," *IEICE Trans. Electron.*, vol. e97-c, no. 10, pp. 923-929, Oct. 2014.
- [3] S. Arulkumaran et al., "Record-low contact resistance for InAlN/AlN/GaN high electron mobility transistors on Si with non-gold metal," *Jpn. J. Appl. Phys.*, vol. 54, no. 04DF12, pp. 1-5, 2015.
- [4] E. J. Miller, X. Z. Dang, and E. T. Yu, "Gate leakage current mechanisms in AlGaIn/GaN heterostructure field-effect transistors," *J. Appl. Phys.*, vol. 88, no. 10, pp. 5951-5958, Nov. 2000.
- [5] H. Zhang, E. J. Miller, and E. T. Yu, "Analysis of leakage current mechanisms in Schottky contacts to GaN and $\text{Al}_{0.25}\text{Ga}_{0.75}\text{N}$ /GaN grown by molecular-beam epitaxy," *J. Appl. Phys.*, vol. 99, iss. 023703, 2006.
- [6] S. Turuvekere, N. Karumuri, A. A. Rahman, A. Bhattacharya, A. DasGupta, and N. DasGupta, "Gate Leakage Mechanisms in AlGaIn/GaN and AlInN/GaN HEMTs: Comparison and Modeling," *IEEE Trans. Electron Dev.*, vol. 60, no. 10, pp. 3157-3165, Oct. 2013.
- [7] D. Marcon, G. Meneghesso, T-L Wu, S. Stoffels, M. Meneghini, E. Zanoni, and S. Decoutere, "Reliability Analysis of Permanent Degradations on AlGaIn/GaN HEMTs," *IEEE Trans. Electron Dev.*, vol. 60, no. 10, pp. 3132-3141, Oct. 2013.
- [8] I. Rossetto et al., "Time-Dependent Failure of GaN-on-Si Power HEMTs With p-GaN Gate," *IEEE Trans. Electron. Dev.*, vol. 63, no. 6, pp. 2334-2339, June 2016.
- [9] Y. Wu and J.A. del Alamo, "Anomalous source-side degradation of InAlN/GaN HEMTs under ON-state stress," *IWN*, Oct. 2016.

- [10] J. Joh and J. A. del Alamo, "Mechanisms for electrical degradation of GaN high electron mobility transistors," IEDM Tech. Dig., pp. 415-418, 2006.
- [11] J. Joh and J. A. del Alamo, "Critical voltage for electrical degradation of GaN high-electron mobility transistors," IEEE Electron Device Lett., vol. 29, no. 4, pp. 287-289, Apr. 2008.
- [12] J. A. del Alamo and J. Joh, "GaN HEMT reliability," Microelectron. Reliab., vol. 49, no. 5, pp. 1200-1206, 2009.
- [13] H. Sun, M. M. Bajo, M. J. Uren, and M. Kuball, "Progressive failure site generation in AlGaN/GaN high electron mobility transistors under OFF-state stress: Weibull statistics and temperature dependence," Appl. Phys. Letts., vol. 106, no. 043505, pp. 1-4, Jan. 2015.
- [14] Y. Wu and J. A. del Alamo, "Electrical Degradation of InAlN/GaN HEMTs Operating Under ON Conditions," IEEE Trans. Electron Dev., vol. 63, no. 9, pp. 3487-3492, Sept. 2016.
- [15] F. A. Padovani, and R. Stratton, "Field and Thermionic-Field Emission in Schottky Barriers," Solid-State Electron., vol. 9, pp. 695-707, Feb. 1969.
- [16] T. L. Tansley and R. J. Egan, "Point-defect energies in the nitrides of aluminum gallium and indium," Phys. Rev. B, vol. 45, pp. 10942-10950, May 1992.