

III-V MOSFETs for CMOS: Recent Advances in Process Technology

J. A. del Alamo

Microsystems Technology Laboratories, MIT

SEMICON-Korea 2014

Seoul, Korea, February 12-14, 2014

Acknowledgements:

- D. Antoniadis, A. Guo, L. Guo, D.-H. Kim, T.-W. Kim, D. Jin, J. Lin, W. Lu, A. Vardi, N. Waldron, L. Xia, X. Zhao
- Sponsors: Intel, FCRP-MSD, ARL, SRC, Sematech
- Labs at MIT: MTL, NSL, SEBL





Outline

1. Introduction: recent progress on InGaAs MOSFETs
2. InGaAs MOSFETs: process challenges and opportunities
 - Technology issue #1: MOS gate stack
 - Technology issue #2: ohmic contacts
 - Technology issue #3: self-aligned MOSFET architectures
 - Technology issue #4: 3D MOSFETs
3. Conclusions

InGaAs



High Electron Mobility Transistors



Main attractions of InGaAs:

- $\mu_e = 6,000 - 30,000 \text{ cm}^2/\text{V.s}$ @ 300K
- $v_{inj} = 2.5 - 3.7 \times 10^7 \text{ cm/s}$ @ 300 K

InGaAs MOSFETs




Extraordinary recent progress of InGaAs MOSFETs



Technology issue #1: MOS gate stack

Challenge: metal/high-K oxide gate stack

- Fabricated through *ex-situ* process
- Very thin barrier ($EOT \sim 0.5 \text{ nm}$)
- Low gate leakage ($I_G < 1 \text{ A/cm}^2$ at $V_{GS}=0.5 \text{ V}$)
- Low D_{it} ($< 3 \times 10^{12} \text{ eV}^{-1} \cdot \text{cm}^{-2}$ in top $\sim 0.3 \text{ eV}$ of bandgap and inside CB)
- Reliable



Interface quality: $\text{Al}_2\text{O}_3/\text{InGaAs}$ vs. $\text{Al}_2\text{O}_3/\text{Si}$



Werner, JAP 2011



Brammertz, APL 2009

Close to E_c , $\text{Al}_2\text{O}_3/\text{InGaAs}$ comparable D_{it} to $\text{Al}_2\text{O}_3/\text{Si}$ interface

Buried-channel *vs.* surface channel?

Classic trade-off:

- Surface channel: high scalability but low mobility ($\mu_e < 2,000 \text{ cm}^2/\text{V.s}$)
- Buried channel: high mobility but high EOT and $t_{\text{barr}} \downarrow \rightarrow \mu_e \downarrow$




InP good choice for barrier:



→ wide E_g , lattice matched to $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$

Urabe, ME 2011

HfO₂ vs. Al₂O₃ in buried-channel MOSFETs





Galatage - UT Dallas, 2012



HfO₂ (2 nm) directly on InP (1 nm):

- Low D_{it} close to E_c
- Steep subthreshold swing
- Low I_{off} (nA/ μm range)


HfO₂ in surface-channel MOSFETs



Lin, IEDM 2013



HfO₂ (2.5 nm) directly on InGaAs:

- Comparable S as buried-channel device
- EOT $\downarrow \rightarrow I_d \uparrow$
- Low ALD temperature key




Suzuki, JAP 2012

Pristine interface for high MOS quality



Semiconductor surface exposed immediately before MOS formation




Lin, IEDM 2012

- $S = 69 \text{ mV/dec}$ at $V_{DS} = 50 \text{ mV}$
- Close to lowest S reported in any III-V MOSFET: 66 mV/dec [Radosavljevic, IEDM 2011]

Technology issue #2: ohmic contacts




Challenge: nanometer-scale ohmic contacts with low R_c

- Tiny ($L_c < 30 \text{ nm}$)
- Low contact resistance ($R_c < 50 \Omega.\mu\text{m}$)
- Self-aligned to gate ($L_{\text{side}} < 10 \text{ nm}$)



Contact-first process for Mo-InGaAs ohmic contacts





Fabrication process:



Lu, EDL 2014

- Achieved contacts with length down to 19 nm
- Contact-first process preserves high-quality interface

New “nano-TLM” test structure to characterize short contacts



$$R_{\parallel} = \frac{R_{TLM}}{L_{Tx}} \operatorname{csch}\left(\frac{W}{L_{Tx}}\right)$$



$$R_x = \frac{R_{TLM}}{2L_{Tx}} \left[\operatorname{csch}\left(\frac{W}{L_{Tx}}\right) + \operatorname{coth}\left(\frac{W}{L_{Tx}}\right) \right] - \frac{R_{shm}W}{2L_c}$$

Lu, EDL 2014

Decouples impact of metal resistance on short contacts

Nanometer-scale Mo-InGaAs contacts


Mo on n⁺-In_{0.53}Ga_{0.47}As:




- R_c blows up for very small contacts with $L_c < L_t = 113 \text{ nm}$
- $R_c \sim 40 \Omega \cdot \mu\text{m}$ for $L_c \sim 20 \text{ nm}$
- Average $\rho_c = 0.69 \Omega \cdot \mu\text{m}^2$
- Contacts thermally stable up to 400°C

Lu, EDL 2014



Ni-InGaAs ohmic contact



Subramanian,
JES 2012



Oxland, EDL 2012




Kim, IEDM 2010

- Ni diffused into InGaAs at 250°C
- Ni-InGaAs formed
- Unreacted Ni removed using HCl-based selective etchant
- R_c ~ 50 Ω·μm demonstrated [Kim VLSI Tech 2013]

Technology issue #3: self-aligned MOSFET architectures


Challenge: ohmic contacts very closely spaced from gate

- Design of access region
- Must maintain high-quality MOS interface and low R_c




Gate-first process:
“silicided” S/D

Hill, IEDM 2010
Kim, VLSI Tech 2013



Gate-first process:
regrown S/D


Egard, IEDM 2011
Zhou, IEDM 2012
Lee, VLSI Tech 2013



Gate-last process:
recessed S/D


Radosavljevic, IEDM 2009
Lin, IEDM 2012

Gate-last self-aligned InGaAs MOSFETs




Lin, IEDM 2012

- Ohmic contact first (Mo)
- Extensive RIE (F-based)
- Interface exposed immediately before gate stack formation
- Process designed to be compatible with Si fab
- RIE damage annealed at 340°C:




Gate-last self-aligned InGaAs MOSFETs

Lin, IEDM 2012




Lin, IEDM 2013




- Buried-channel (EOT~0.8 nm)
- Wet semiconductor etch
- $L_{\text{side}} \sim 30 \text{ nm}$
- Surface-channel (EOT~0.5 nm)
- Dry semiconductor etch + digital etch of cap
- $L_{\text{side}} \sim 5 \text{ nm}$
- W overlayer on Mo contacts

3-step gate recess process

$\text{CF}_4 + \text{O}_2$ RIE




Cl-based RIE



Digital etch

O_2 plasma + diluted H_2SO_4




Waldron, IEDM 2007

Digital etch:


- Separately, oxidation and etching are self-limited
- Etch rate: $\sim 1 \text{ nm/cycle}$

Lin, EDL 2014





Cross-section TEM of Gen III FETs

Short Ledge





Long Ledge



- Surface channel: $\text{In}_{0.7}\text{Ga}_{0.3}\text{As} / \text{InAs} / \text{In}_{0.7}\text{Ga}_{0.3}\text{As} = 1/2/5 \text{ nm}$
- Gate oxide: HfO_2 , thickness = 2.5 nm (EOT $\sim 0.5 \text{ nm}$)

I-V Characteristics of surface-channel InGaAs MOSFETs ($L_g=70$ nm)





In $L_{\text{ledge}}=5$ nm MOSFET:

- Record g_m achieved: 2.7 mS/ μm ($V_{DS}=0.5$ V)
- $R_{\text{on}}=220$ $\Omega\cdot\mu\text{m}$

Lin, IEDM 2013


Subthreshold characteristics ($L_g=70$ nm)



- In $L_{\text{ledge}} = 70$ nm, $S = 94$ mV/dec at $V_{ds} = 0.5$ V
- $I_g < 10$ pA/ μm over entire voltage range
 - Further EOT scaling possible

Lin, IEDM 2013


Benchmarking: I_{on} at $I_{off}=100 \text{ nA}/\mu\text{m}$, $V_{dd}=0.5 \text{ V}$



In $L_{edge}=70 \text{ nm}$ MOSFET:



- Record I_{on} : $410 \mu\text{A}/\mu\text{m}$ (at $I_{off}=100 \text{ nA}/\mu\text{m}$, $V_{DS}=0.5 \text{ V}$)

Benchmarking: Subthreshold Swing



$L_{\text{ledge}}=70\text{ nm}$ MOSFETs match S of best III-V MOSFET

$L_g=20$ nm Self-aligned InGaAs MOSFET



$L_g = 20 \text{ nm}, L_{\text{ledge}} = 5 \text{ nm}$ MOSFET
→ tightest III-V MOSFET ever made?

Technology issue #4: 3D MOSFETs

Challenge: acceptable I_{ON} and SCE on a small-footprint

- Planar design does not provide enough “electrostatic integrity”
- Need tighter channel control through 3D device design



Planar MOSFET




Tri-gate MOSFET


Wu, IEDM 2009
Radosavljevic, IEDM 2010
Chin, EDL 2011
Radosavljevic, IEDM 2011

Fin formation

Direct fin growth by
Aspect Ratio Trapping



Fin etch by
RIE + digital etch




- Some defects reach surface
- Inter-diffusion of dopant species

- $\text{BCl}_3/\text{SiCl}_4/\text{Ar}$ RIE chemistry
- Digital etch: self-limiting (2 nm/cycle)
- No notching in heterostructures

Fiorenza, ECST 2010
Waldron, ECST 2012


Zhao, IEDM 2013

Mo contacts to fin



- Mo-first process
- Mo used as mask for fin etch




Mo sidewall contacts





- With top Mo contact:
 - $R_c \sim 7 \Omega.\mu\text{m}$
- With sidewall contact:
 - $R_c \sim 12 \Omega.\mu\text{m}$

Fin double-gate sidewall MOSFET

Double-gate sidewall
MOSFET to study
sidewall MOS quality




Fin double-gate sidewall MOSFETs (very recent results)



At sidewall: $D_{it,\min} \sim 3 \times 10^{12} \text{ eV}^{-1} \cdot \text{cm}^{-2}$
(preliminary)

Vertical nanowire InGaAs MOSFETs fabricated via top-down approach




Zhao, IEDM 2013

- Nanowire MOSFET: ultimate scalable transistor
- Vertical NW: uncouples footprint scaling from L_g scaling


NW-MOSFET by *bottom-up* techniques

Impressive devices demonstrated, but...


- Complex epi growth limits materials choice and layer design, or
- Au seed particles required



Tanaka, APEX 2010





Tomioka, Nature 2012



Persson, DRC 2012



Top-down approach: flexible and manufacturable

Process flow



NW-MOSFET I-V characteristics

D=30 nm




Single nanowire MOSFET:



- $L_{ch} = 80$ nm
- 4.5 nm Al_2O_3 (EOT = 2.2 nm)

At $V_{DS} = 0.5$ V:

- $g_{m, pk} = 280 \mu S/\mu m$
- $R_{on} = 759 \Omega \cdot \mu m$





Impact of nanowire diameter



$D \downarrow \rightarrow S \downarrow, \text{DIBL} \downarrow, g_m \downarrow, R_{on} \uparrow$

Impact of digital etch


Single nanowire MOSFET: D= 40 nm (final diameter)



Zhao, IEDM 2013

Digital etch \rightarrow S \downarrow , $g_m \uparrow \rightarrow$ Better sidewall interface

Benchmarking against bottom-up vertical InGaAs NW-MOSFETs



- Fundamental trade-off between transport and short-channel effects
- Top-down NW-MOSFETs as good as bottom up devices


Conclusions

- Remarkable recent progress in InGaAs MOSFETs
 - g_m (MOSFET) = g_m (HEMT)
 - R_{on} (MOSFET) < R_{on} (HEMT)

Very low R_c
contacts at close
to target length

Compact, self-aligned devices;
link to be engineered to
balance performance and SCE

Good quality
MOS stack
close to target
EOT



- Many issues to investigate:
 - Tri-gate technology, integration with p-MOSFETs on Si, reliability