

# InGaAs MOSFETs for CMOS: Recent Advances in Process Technology

J. A. del Alamo, D. Antoniadis, A. Guo, D.-H. Kim<sup>1</sup>,  
T.-W. Kim<sup>2</sup>, J. Lin, W. Lu, A. Vardi and X. Zhao

Microsystems Technology Laboratories, MIT

<sup>1</sup>Global Foundries


<sup>2</sup>Sematech

**International Electron Devices Meeting 2013**

Washington D.C., December 9, 2013



Acknowledgements:

- Sponsors: Intel, FCRP-MSD, Sematech, NSF, SMA, MIT-Technion
- Labs at MIT: MTL, NSL, SEBL



# InGaAs



## High Electron Mobility Transistors



Main attractions of InGaAs:

- $\mu_e = 6,000 - 30,000 \text{ cm}^2/\text{V}\cdot\text{s}$  @ 300K
- $v_{inj} = 2.5 - 3.7 \times 10^7 \text{ cm/s}$  @ 300 K

# InGaAs MOSFETs




Extraordinary recent progress of InGaAs MOSFETs

# Technology issue #1: MOS gate stack


## Challenge: metal/high-K oxide gate stack

- Fabricated through *ex-situ* process
- Very thin barrier (EOT  $\sim 0.5$  nm)
- Low gate leakage ( $I_G < 1$  A/cm<sup>2</sup> at  $V_{GS} = 0.5$  V)
- Low  $D_{it}$  ( $< 3 \times 10^{12}$  eV<sup>-1</sup>.cm<sup>-2</sup> in top  $\sim 0.3$  eV of bandgap and inside CB)
- Reliable




# Interface quality: $\text{Al}_2\text{O}_3/\text{InGaAs}$ vs. $\text{Al}_2\text{O}_3/\text{Si}$

$\text{Al}_2\text{O}_3/\text{Si}$



Werner, JAP 2011

$\text{Al}_2\text{O}_3/\text{InGaAs}$





Brammertz, APL 2009

Close to  $E_c$ ,  $\text{Al}_2\text{O}_3/\text{InGaAs}$  comparable  $D_{it}$  to  $\text{Al}_2\text{O}_3/\text{Si}$  interface

# Buried-channel vs. surface channel?

## Classic trade-off:

- Surface channel: high scalability but low mobility ( $\mu_e < 2,000 \text{ cm}^2/\text{V}\cdot\text{s}$ )
- Buried channel: high mobility but high EOT and  $t_{\text{barr}} \downarrow \rightarrow \mu_e \downarrow$




InP good choice for barrier:

$\rightarrow$  wide  $E_g$ , lattice matched to  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$

Urabe, ME 2011



# HfO<sub>2</sub> vs. Al<sub>2</sub>O<sub>3</sub> in buried-channel MOSFETs



Galatage - UT Dallas, 2012



HfO<sub>2</sub> (2 nm) directly on InP (1 nm):

- Low  $D_{it}$  close to  $E_c$
- Steep subthreshold swing
- Low  $I_{off}$  (nA/ $\mu$ m range)



Lin, IEDM 2012


# HfO<sub>2</sub> in surface-channel MOSFETs



Lin, IEDM 2013


HfO<sub>2</sub> (2.5 nm) directly on InGaAs:

- Comparable S as buried-channel device
- EOT  $\downarrow \rightarrow I_d \uparrow$
- Low ALD temperature key




Suzuki, JAP 2012

# Pristine interface for high MOS quality



Semiconductor surface exposed immediately before MOS formation




Lin, IEDM 2012

- $S = 69 \text{ mV/dec}$  at  $V_{DS} = 50 \text{ mV}$
- Close to lowest  $S$  reported in any III-V MOSFET:  $66 \text{ mV/dec}$  [Radosavljevic, IEDM 2011]





# Technology issue #2: ohmic contacts

Challenge: nanometer-scale ohmic contacts with low  $R_c$

- Tiny ( $L_c < 30$  nm)
- Low contact resistance ( $R_c < 50 \Omega \cdot \mu\text{m}$ )
- Self-aligned to gate ( $L_{\text{side}} < 10$  nm)



# New "nano-TLM" test structure to characterize short contacts



$$R_{||} = \frac{R_{TLM}}{L_{Tx}} \operatorname{csch}\left(\frac{W}{L_{Tx}}\right)$$


$$R_x = \frac{R_{TLM}}{2L_{Tx}} \left[ \operatorname{csch}\left(\frac{W}{L_{Tx}}\right) + \operatorname{coth}\left(\frac{W}{L_{Tx}}\right) \right] - \frac{R_{shm}W}{2L_c}$$

Lu, EDL (submitted)


Decouples impact of metal resistance on short contacts

# Contact-first process for Mo-InGaAs ohmic contacts

Fabrication process:





Lu, EDL (submitted)



- Achieved contacts with length down to 19 nm
- Contact-first process preserves high-quality interface

# Nanometer-scale Mo-InGaAs contacts

Mo on n<sup>+</sup>-In<sub>0.53</sub>Ga<sub>0.47</sub>As:



Dormaier JVSTB 2012

Singiseti APL 2008


Baraskar JAP 2013

Crook APL 2007

Lin JAP 2013




- $R_c$  blows up for very small contacts with  $L_c < L_t = 113 \text{ nm}$
- $R_c \sim 40 \Omega \cdot \mu\text{m}$  for  $L_c \sim 20 \text{ nm}$
- Average  $\rho_c = 0.69 \Omega \cdot \mu\text{m}^2$
- Contacts thermally stable up to 400°C

# Ni-InGaAs ohmic contact



Subramanian,  
 JES 2012

Oxland, EDL 2012




Kim, IEDM 2010

- Ni diffused into InGaAs at 250°C
- Ni-InGaAs formed
- Unreacted Ni removed using HCl-based selective etchant
- $R_c \sim 50 \Omega \cdot \mu\text{m}$  demonstrated [Kim VLSI Tech 2013]

# Technology issue #3: self-aligned MOSFET architectures


Challenge: ohmic contacts very closely spaced from gate

- Design of access region
- Must maintain high-quality MOS interface and low  $R_c$




*Gate-first process:  
“silicided” S/D*

Hill, IEDM 2010  
Kim, VLSI Tech 2013



*Gate-first process:  
regrown S/D*


Egard, IEDM 2011  
Zhou, IEDM 2012  
Lee, VLSI Tech 2013



*Gate-last process:  
recessed S/D*


Radosavljevic, IEDM 2009  
Lin, IEDM 2012

# Gate-last self-aligned InGaAs MOSFETs




Lin, IEDM 2012

- Ohmic contact first (Mo)
- Extensive RIE (F-based)
- Interface exposed immediately before gate stack formation
- Process designed to be compatible with Si fab
- RIE damage annealed at 340°C:




# Gate-last self-aligned InGaAs MOSFETs

Lin, IEDM 2012





- Buried-channel (EOT~0.8 nm)
- Wet semiconductor etch
- $L_{side} \sim 30$  nm

Lin, IEDM 2013




- Surface-channel (EOT~0.5 nm)
- Dry semiconductor etch + digital etch of cap
- $L_{side} \sim 5$  nm

# Impact of $L_{side}$



- $L_{side} \downarrow$   
 $\rightarrow g_m \uparrow$   
 $\rightarrow S \uparrow$   
 $\rightarrow I_{on} \text{ at fixed } I_{off} \downarrow$   
 $\rightarrow \text{GIDL} \uparrow$



# Technology issue #4: Tri-gate MOSFET

Challenge: acceptable  $I_{ON}$  and SCE on a small-footprint

- Planar design does not provide enough “electrostatic integrity”
- Need tighter channel control through 3D device design




Planar MOSFET

Tri-gate MOSFET

Wu, IEDM 2009  
Radosavljevic, IEDM 2010  
Chin, EDL 2011  
Radosavljevic, IEDM 2011

# Fin formation


Direct fin growth by  
Aspect Ratio Trapping



- Some defects reach surface
- Inter-diffusion of dopant species

Fiorenza, ECST 2010  
Waldron, ECST 2012


Fin etch by  
RIE + digital etch



- $\text{BCl}_3/\text{SiCl}_4/\text{Ar}$  RIE chemistry
- Digital etch: self-limiting (2 nm/cycle)
- No notching in heterostructures


Zhao, IEDM 2013

# Mo contacts to fin



- Mo-first process
- Mo used as mask for fin etch





## Mo sidewall contacts



- With top Mo contact:
  - $R_c \sim 7 \Omega \cdot \mu\text{m}$
- With sidewall contact:
  - $R_c \sim 12 \Omega \cdot \mu\text{m}$

# Fin sidewall MOS


Double-gate sidewall MOSFET to study sidewall MOS quality



At sidewall:  
 $D_{it} \sim 1.4 \times 10^{13} \text{ eV}^{-1} \cdot \text{cm}^{-2}$

# Conclusions

- Remarkable recent progress in InGaAs MOSFETs
  - $g_m$  (MOSFET) =  $g_m$  (HEMT)
  - $R_{on}$  (MOSFET) <  $R_{on}$  (HEMT)



- Many issues to investigate:
  - Tri-gate technology, integration with p-MOSFETs on Si, reliability