

# Scalability of Sub-100 nm InAs HEMTs on InP Substrate for Future Logic Applications

Dae-Hyun Kim and Jesús A. del Alamo, *Fellow, IEEE*

**Abstract**—We have experimentally studied the scaling behavior of sub-100-nm InAs high-electron mobility transistors (HEMTs) on InP substrate from the logic operation point of view. These devices have been designed for scalability and combine a thin InAlAs barrier and a thin channel containing a pure InAs subchannel. InAs HEMTs with gate length down to 40 nm exhibit excellent logic figures of merit, such as  $I_{ON}/I_{OFF} = 9 \times 10^4$ , drain-induced-barrier lowering = 80 mV/V,  $S = 70$  mV/dec, and an estimated logic gate delay of 0.6 ps at  $V_{DS} = 0.5$  V. In addition, we have obtained excellent high-frequency operation with  $L_g = 40$  nm, such as  $f_T = 491$  GHz and  $f_{max} = 402$  GHz at  $V_{DS} = 0.5$  V. In spite of the narrow bandgap of InAs subchannel, under the studied conditions, our devices are shown not to suffer from excessive band-to-band tunneling. When benchmarked against state-of-the-art Si devices, 40-nm InAs HEMTs exhibit  $I_{ON} = 0.6$  A/ $\mu\text{m}$  at  $I_{Leak} = 200$  nA/ $\mu\text{m}$ . This is about two times higher  $I_{ON}$  than state-of-the-art high-performance 65-nm nMOSFET with comparable physical gate length and  $I_{Leak}$ .

**Index Terms**—Drain-induced barrier lowering (DIBL), gate delay, high-electron mobility transistor (HEMT), InAs,  $I_{ON}/I_{OFF}$ , logic, scaling, subthreshold swing.

## I. INTRODUCTION

II–V compound semiconductors have recently emerged as a promising choice for channel material of future post-Si CMOS logic transistors. This is due to their outstanding electron transport properties, their relative maturity, and demonstrated reliability when compared with other candidates, such as carbon nanotube transistors and semiconductor nanowires [1]–[5]. For future III–V based field-effect transistors (FETs) to enter the CMOS roadmap, they will have to have dimensions compatible with the 22 nm CMOS node or beyond. As such, scalability is of critical importance.

Future III–V FETs are likely to integrate a high- $k$  dielectric in the gate stack and a self-aligned architecture [6]–[9]. There are several challenges to overcome before this can be accomplished [10]–[12]. In the meantime, the scalability of III–V

FETs can be studied using high-electron mobility transistors (HEMTs). These are useful devices in their own right for millimeter-wave applications, but they can also constitute an excellent model system to study issues of critical importance of future III–V MOSFETs, such as intrinsic carrier transport, quantum capacitance, band-to-band tunneling (BTBT), impact ionization, and the impact of parasitic resistances onto device performance.

Recent research on InAlAs/InGaAs HEMTs has demonstrated that these devices exhibit excellent logic characteristics down to about 60 nm [13]. This has been accomplished by thinning down the InAlAs barrier ( $t_{ins}$ ) to the 3–4 nm range. Further lateral scaling is going to require scaling of the channel thickness ( $t_{ch}$ ) as well. However, as  $t_{ch}$  scales down, carrier transport in the channel deteriorates, mainly as a consequence of the increased carrier scattering mechanisms [14], [15]. In this paper, we have explored a solution to this problem through the introduction of a pure thin layer of InAs in the channel [16], [17]. InAs is a very attractive material with an electron mobility as high as 20 000 cm<sup>2</sup>/V · s at room temperature. The introduction of InAs is expected to mitigate the deleterious effects of channel thickness scaling. We show that it is possible to fabricate devices with a channel thickness of 10 nm while keeping excellent carrier transport in the channel. In this way, we demonstrate HEMT scalability down to the 40-nm gate length regime.

This paper represents an augmented and updated version of an earlier conference presentation [18]. It describes the detailed fabrication process of the InAs HEMTs with a 10-nm channel thickness on InP substrate. In addition, we present the logic characteristics of the fabricated InAs HEMTs as a function of gate length ( $L_g$ ) and barrier thickness ( $t_{ins}$ ), and we compare them to our prior work with a thicker channel ( $t_{ch} = 13$  nm) [13]. Finally, we benchmark our fabricated InAs HEMTs against state-of-the-art Si CMOS. A significant finding in this work is that in spite of the narrow bandgap of the InAs subchannel, these devices do not suffer from excessive BTBT.

## II. DEVICE TECHNOLOGY

Fig. 1 shows the epitaxial layer structure utilized in this work. This is grown by molecular beam epitaxy (MBE) on a semi-insulating InP substrate. In essence, this is an InAlAs/InGaAs HEMT structure with a composite channel that includes a strained InAs subchannel. Except for the channel structure, the device layer design is similar to our previous work [13]. The layers consist of, from bottom to top, a 500-nm In<sub>0.52</sub>Al<sub>0.48</sub>As buffer, a 10-nm composite channel (described in more detail next), a 3-nm In<sub>0.52</sub>Al<sub>0.48</sub>As spacer, a Si  $\delta$ -doping

Manuscript received August 26, 2009; revised April 6, 2010; accepted April 8, 2010. Date of current version June 23, 2010. This work was supported in part by Intel Corporation and in part by the Focus Center Research Program on Material, Structures and Devices, Massachusetts Institute of Technology. The work of D.-H. Kim was supported by the Korean Research Foundation Fellowship under Contract KRF-2004-214-D00327. The review of this paper was arranged by Editor M. Anwar.

D.-H. Kim was with Microsystems Technology Laboratory, Massachusetts Institute of Technology. He is now with Teledyne Scientific Company, Thousand Oaks, CA 91360 USA.

J. A. del Alamo is with the Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Cambridge, MA 02139 USA.

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TED.2010.2049075

n <sup>+</sup> Cap	In <sub>0.65</sub> Ga <sub>0.35</sub> As	10 nm
	In <sub>0.53</sub> Ga <sub>0.47</sub> As	25 nm
	In <sub>0.52</sub> Al <sub>0.48</sub> As	15 nm
Stopper	InP	6 nm
Barrier	In <sub>0.52</sub> Al <sub>0.48</sub> As	8 nm
δ-doping	Si	-
Spacer	In <sub>0.52</sub> Al <sub>0.48</sub> As	3 nm
Channel	In <sub>0.53</sub> Ga <sub>0.47</sub> As	2 nm
	<b>InAs</b>	<b>5 nm</b>
	In <sub>0.53</sub> Ga <sub>0.47</sub> As	3 nm
Buffer	In <sub>0.52</sub> Al <sub>0.48</sub> As	500 nm
3 Inch S. I. InP Substrate		

Fig. 1. MBE-grown epitaxial layer structure of InAs HEMTs used in this work.

( $5 \times 10^{12}/\text{cm}^2$ ), an 8-nm In<sub>0.52</sub>Al<sub>0.48</sub>As barrier, a 6-nm InP etch-stopper, a 15-nm n<sup>+</sup> doped In<sub>0.52</sub>Al<sub>0.48</sub>As subcap, a 25-nm n<sup>+</sup> doped In<sub>0.53</sub>Ga<sub>0.47</sub>As subcap, and a 10-nm n<sup>+</sup> doped In<sub>0.65</sub>Ga<sub>0.35</sub>As subcap. The channel consists of a trilayer of In<sub>0.53</sub>Ga<sub>0.47</sub>As, InAs, and In<sub>0.53</sub>Ga<sub>0.47</sub>As of thicknesses, from bottom to top, 3, 5, and 2 nm. Altogether, this is about 30% thinner than our previous In<sub>0.7</sub>Ga<sub>0.3</sub>As HEMT design [13].

In a Hall epi wafer that has the same structure as the device wafer but otherwise uses a simple 10-nm In<sub>0.53</sub>Ga<sub>0.47</sub>As cap with a Si doping density of  $1 \times 10^{18} \text{ cm}^{-3}$ , the Hall mobility ( $\mu_{n,\text{Hall}}$ ) and 2-D electron gas sheet carrier concentration ( $n_s$ ) were measured to be around  $13\,200 \text{ cm}^2/\text{V} \cdot \text{s}$  and  $2.9 \times 10^{12}/\text{cm}^2$  at room temperature. The Hall mobility is about 30% higher than in our earlier In<sub>0.7</sub>Ga<sub>0.3</sub>As heterostructure [13], [19].

Device fabrication is very similar to our previous work [13], [19]. It began with mesa isolation using H<sub>3</sub>PO<sub>4</sub>-based wet etchant. This was followed by Ni/Ge/Au (10/45/150 nm) source and drain ohmic contacts with a 2- $\mu\text{m}$  spacing and alloying at 320 °C for 30 s in N<sub>2</sub> ambient. E-beam lithography using a Reica-150 equipment was utilized to define T-shaped gates with various dimensions. We used a trilayer resist stack of ZEP-520A/PMGI/ZEP-520A (from bottom to top, 200/600/100 nm). To study the scaling behavior of this technology, different values of the gate length were defined by adjusting the e-beam dose and changing the layout dimension accordingly to keep the source–gate and gate–drain distances constant.

Gate recessing was performance in three different stages, as in our earlier work [13]. First, an isotropic etching of the InGaAs/InAlAs multilayer cap was performed in the mixture of citric acid and H<sub>2</sub>O<sub>2</sub> (20 : 1). This was followed by anisotropic etching of InP layer using low-damaged Ar-based plasma. Finally, time-controlled wet etching of the InAlAs barrier using diluted citric acid solution was performed to further thin down the insulator thickness ( $t_{\text{ins}}$ ). We calibrated the depth of the remaining InAlAs barrier through scanning transmission electron microscope (STEM) inspection and obtained a  $t_{\text{ins}}$  of about 4 nm, as shown in Fig. 2(a) which corresponds to an  $L_g = 40 \text{ nm}$  device. In addition, we made devices with thicker  $t_{\text{ins}}$

devices by omitting the third recess step. An insulator thickness of 10 nm was measured by STEM inspection, as shown in Fig. 2(b), which corresponds to an  $L_g = 45 \text{ nm}$  device. This is slightly different from the MBE-grown nominal barrier thickness of 11 nm, probably as a result of the finite etching selectivity of InP against InAlAs during Ar-based plasma [20]. Finally, device fabrication was completed by the evaporation and lift-off of Ti/Pt/Au (20/20/300 nm) Schottky gate metal stack.

Devices with various gate lengths were fabricated, from 340 nm down to 40 nm. Fig. 2(c) shows a STEM image of the cross section of a  $L_g = 45 \text{ nm}$  T-gate device. Notice that the evaporated gate metal partially overlaps with the InP etch-stopper at both edges of the InAlAs recessed region. As a result, the metallurgical  $L_g$  seems to be larger than 45 nm. However, we define  $L_g$  as the length of the recessed region in the InAlAs barrier as in the two-step recess process [21]. Fig. 2(c) also shows that the side-recess-spacing length ( $L_{\text{side}}$ ) in these devices was set to be around 200 nm to ensure optimum logic operation. This was done by adjusting the recess etching time of the InGaAs/InAlAs capping layers [22]. The source and drain spacing ( $L_{SD}$ ) was 2  $\mu\text{m}$  in these devices. Future III–V HFETs will require a scaling of  $L_{SD}$  with  $L_g$  since a reduction in the device pitch is the main driving force for logic technology.

### III. RESULTS

Fig. 3 shows typical output characteristics of InAs HEMTs with (a)  $t_{\text{ins}} = 10 \text{ nm}$  and (b)  $t_{\text{ins}} = 4 \text{ nm}$  for various gate lengths. As in our previous work on In<sub>0.7</sub>Ga<sub>0.3</sub>As HEMTs [13], we find that thinner insulator devices exhibit better current driving capability and a more positive  $V_T$ . They also show better scalability. Looking at output conductance ( $g_o$ ) for both types of 40 nm InAs HEMTs, we see that the devices with  $t_{\text{ins}} = 4 \text{ nm}$  show slightly better output conductance than those with  $t_{\text{ins}} = 10 \text{ nm}$ , which is a result of the reduction in  $t_{\text{ins}}$ .

Improved short-channel effects (SCEs) that arise from a thinner insulator are evident in the subthreshold characteristics. Fig. 4 shows subthreshold characteristics of both types of 40 nm devices at  $V_{DS} = 50 \text{ mV}$  and 0.5 V, together with gate leakage current ( $I_G$ ). Here, we can clearly see how the 4-nm barrier device exhibits superior subthreshold swing (S) and drain-induced barrier lowering (DIBL, change in  $V_T$  with  $V_{DS}$ ). We also see that  $V_T$  shifts positive as the barrier is thinned down.

A tradeoff with scaling the insulator thickness that is evident in Fig. 4 is an increase of gate leakage current in the forward and reverse gate bias condition. A consequence of this is that the minimum subthreshold current is about an order of magnitude higher for the thin barrier device. It is interesting to note that in both types of devices, the minimum subthreshold current is dominated by Schottky gate leakage, not by band-to-band-tunneling (BTBT). This will be a serious concern when a high mobility channel material is utilized with a significantly smaller bandgap than Si and might ultimately limit the scalability of the device [23], [24]. In our device design, BTBT is not a significant concern in spite of the narrow bandgap of the channel. This might be due to electron quantization in the thin InAs




Fig. 2. STEM images of the cross section of the fabricated device. (a) Close up of gate region for an  $L_g = 40$  nm and  $t_{ins} = 4$  nm device. (b) Close up of gate region for  $t_{ins} = 10$  nm device with  $L_g = 45$  nm. (c) Gate view of an  $L_g = 45$  nm gate length device showing  $L_{side} = 200$  nm.




Fig. 3. Output characteristics of InAs HEMTs with (a)  $t_{ins} = 10$  nm and (b)  $t_{ins} = 4$  nm for various values of  $L_g$ .

subchannel layer, which is expected to enlarge the effective bandgap ( $E_g$ ) [25]. However, future device designs with much reduced gate leakage current might show more pronounced BTBT currents.




Fig. 4. Subthreshold and gate current characteristics of 40-nm InAs HEMTs with  $t_{ins} = 10$  nm (black) and  $t_{ins} = 4$  nm (red), at  $V_{DS} = 0.05$  V and 0.5 V.

The improvement in transistor performance with  $t_{ins}$  scaling can be seen more clearly in the transconductance ( $g_m$ ) characteristics. Fig. 5 plots  $g_m$  of both types of InAs HEMTs for various values of  $L_g$  at  $V_{DS} = 0.5$  V. For thicker barrier devices with  $t_{ins} = 10$  nm [Fig. 5(a)], as  $L_g$  scales down,  $g_m$  initially increases, and then, it actually gets worse beyond an  $L_g$  of about 60 nm. We can also see a significant negative shift in  $V_T$ , as  $L_g$  scales down. These are clear indications of severe SCEs. On the contrary,  $t_{ins} = 4$  nm devices [Fig. 5(b)] exhibit much less  $V_T$  shift as  $L_g$  scales down. More importantly, the peak  $g_m$  continues to scale gracefully down to  $L_g = 40$  nm. In fact, the 40-nm InAs HEMTs with  $t_{ins} = 4$  nm display an excellent value of  $g_{m,max} > 2$  mS/ $\mu$ m at  $V_{DS} = 0.5$  V.

Fig. 6 summarizes  $g_{m,max}$  as a function of  $L_g$  for both types of InAs HEMTs, as well as our previous  $In_{0.7}Ga_{0.3}As$  HEMTs with  $t_{ins} = 10$  and  $t_{ch} = 13$  nm [4]. This figure highlights the combined benefits of thin insulator, thin channel, and higher mobility channel. When compared with  $In_{0.7}Ga_{0.3}As$  HEMTs, the benefits of InAs HEMTs are now apparent. For a similar value of the barrier thickness ( $t_{ins} = 10$  nm), the InAs HEMTs exhibit much higher values of  $g_{m,max}$  at long




Fig. 5. Transconductance characteristics of 40-nm InAs HEMTs with (a)  $t_{\text{ins}} = 10$  nm and (b)  $t_{\text{ins}} = 4$  nm, for various values of  $L_g$ , at  $V_{DS} = 0.5$  V.




Fig. 6. Maximum transconductance ( $g_{m,\text{max}}$ ) as a function of  $L_g$  for InAs HEMTs with  $t_{\text{ins}} = 10$  nm (black) and  $t_{\text{ins}} = 4$  nm (red). Our previous results on  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  HEMTs with  $t_{\text{ins}} = 10$  nm and  $t_{\text{ch}} = 13$  nm are also included [13]. For all data,  $V_{DS}$  is 0.5 V.




Fig. 7. Measured  $R_s^*$  as extracted by the gate current injection technique as a function of  $L_g$  for InAs HEMTs with  $t_{\text{ins}} = 4$  nm and  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  HEMTs with  $t_{\text{ins}} = 3$  nm. The extracted values of  $R_s$  for both devices are shown.

$L_g$  than  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  HEMTs. This is mainly attributed to the improved transport properties of the InAs subchannel. More significantly, the scaling characteristics of the InAs devices are superior to those of the  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  devices. In  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channel HEMTs,  $g_m$  peaks at around  $L_g = 120$  nm, while in InAs channel HEMTs,  $g_m$  peaks at around  $L_g = 60$  nm. This is the consequence of the thinner channel. When these improvements (higher  $g_m$  and better  $g_m$  scalability) are combined with a thinner barrier of 4 nm, InAs HEMTs show very high values of  $g_m$  that continues to scale down to the  $L_g = 40$  nm regime.

As mentioned in Section II, to avoid performance degradation, it is very important to examine whether the source resistance ( $R_S$ ) degrades after the three-step recess process. In fact, in an earlier work [13], we found a significant tradeoff with the reduction of  $t_{\text{ins}}$  in the form of a decrease in  $g_m$  and  $I_{\text{ON}}$ . This originated mostly from an increase in  $R_S$  and  $R_D$  after the three-step recess process. Fig. 7 shows measured  $R_s^*$  as a function of  $L_g$  for our InAs HEMTs with  $t_{\text{ins}} = 4$  nm in this work and our previous  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  HEMTs with a similar  $t_{\text{ins}} = 3$  nm, obtained from the gate current injection technique [26]. Since  $R_s^*$  is the sum of the actual source resistance ( $R_S$ ) plus half of the channel resistance ( $R_{\text{ch}}$ ),  $R_S$  can be extracted by linear extrapolation of the measured  $R_s^*$  to  $L_g = 0$ . We find that in our InAs HEMT,  $R_S$  does not degrade, as opposed to in our previous work. This is one more reason why InAs HEMTs with  $t_{\text{ins}} = 4$  nm outperform significantly our earlier devices. Now, the reason for the excellent value of  $R_S$  in InAs HEMTs is likely to arise from a more anisotropic etching profile of the InAlAs barrier after the three-step recess process.

Once we know  $R_S$ , we can evaluate the intrinsic transconductance ( $g_{\text{mi}}$ ) in an effort to understand the intrinsic performance potential of the technology. Following Chou and Antoniadis' approach [27], we have extended the procedure to extract  $g_{\text{mi}}$ , taking into account the effects of output conductance ( $g_o$ ),  $R_S$ ,  $R_D$  and gate leakage current ( $I_G$ ) [13]. Fig. 8 shows  $g_{\text{mi}}$  as a function of  $L_g$  for InAs HEMTs with both  $t_{\text{ins}} = 4$  nm and 10 nm at  $V_{DS} = 0.5$  V, together with  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$




Fig. 8. Extracted intrinsic transconductance ( $g_{mi}$ ) as a function of  $L_g$  for InAs HEMTs with  $t_{ins} = 4 \text{ nm}$  and  $10 \text{ nm}$ , and  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  HEMTs with  $t_{ins} = 3 \text{ nm}$ , at  $V_{DS} = 0.5 \text{ V}$ .




Fig. 9.  $V_T$  roll-off behavior of InAs HEMTs with  $t_{ins} = 4 \text{ nm}$  and  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  HEMTs with  $t_{ins} = 3 \text{ nm}$ .

HEMTs with  $t_{ins} = 3 \text{ nm}$ . For long values of  $L_g$ ,  $g_{mi}$  degrades slightly when thinning down  $t_{ins}$ . This might be due to an increased probability of carrier scattering with thinned InAlAs barrier surface, which deteriorates carrier transport properties. However, as  $L_g$  scales down, the superior scalability of the intrinsic transconductance becomes evident for devices with  $t_{ins} = 4 \text{ nm}$ . In comparison with the reference  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  devices with  $t_{ins} = 3 \text{ nm}$ , InAs HEMTs exhibit far higher values of  $g_{mi}$ , arising from better carrier transport properties due to the InAs subchannel.

Fig. 9 shows  $V_T$  roll-off behavior of InAs HEMTs with  $t_{ins} = 4 \text{ nm}$  and  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  HEMTs with  $t_{ins} = 3 \text{ nm}$ , at  $V_{DS} = 0.05$  and  $0.5 \text{ V}$ , using the  $V_T$  definition of  $I_D = 1 \mu\text{A}/\mu\text{m}$ . Both sets of devices exhibit excellent  $V_T$  roll-off behavior down to  $L_g$  of sub-100-nm regime due to their thin insulator. Fig. 10 summarizes (a) DIBL and (b) subthreshold swing, as a function of  $L_g$  for  $t_{ins} = 4 \text{ nm}$  InAs devices, together with those of  $t_{ins} = 3 \text{ nm}$   $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  devices at  $V_{DS} = 0.5 \text{ V}$  [13]. This figure shows how thinning down  $t_{ch}$





Fig. 10. (a) DIBL and (b) subthreshold swing as a function of  $L_g$ , for InAs HEMTs with  $t_{ins} = 4 \text{ nm}$  and  $t_{ch} = 4 \text{ nm}$ , and  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  HEMTs with  $t_{ins} = 3 \text{ nm}$  and  $t_{ch} = 13 \text{ nm}$ .

improves SCEs. In particular, the  $t_{ch} = 10 \text{ nm}$  devices with  $t_{ins} = 4 \text{ nm}$  show excellent  $V_T$  roll-off  $< 60 \text{ mV}$ , DIBL  $< 80 \text{ mV/V}$ , and  $S < 70 \text{ mV}/\text{dec.}$ , down to the  $L_g = 40 \text{ nm}$  regime.

Fig. 11 shows  $I_{ON}/I_{OFF}$  ratios for the  $t_{ch} = 10 \text{ nm}$  devices with  $t_{ins} = 4 \text{ nm}$ , together with the  $t_{ch} = 13 \text{ nm}$   $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  devices with  $t_{ins} = 3 \text{ nm}$ , all at  $V_{DS} = 0.5 \text{ V}$ . As mentioned earlier,  $V_T$  was defined as  $I_D = 1 \mu\text{A}/\mu\text{m}$ , and then,  $I_{ON}$  and  $I_{OFF}$  were defined at  $2/3 V_{CC}$  swing above  $V_T$  and  $1/3 V_{CC}$  swing below  $V_T$ , respectively, as in [1] and [13]. Not only do thin-channel InAs devices exhibit much higher values of  $I_{ON}/I_{OFF}$  ratio, but their  $I_{ON}/I_{OFF}$  ratios are also maintained as  $L_g$  scales down to  $40 \text{ nm}$ . This stems from the combination of the use of high mobility InAs channel, thinning down the channel and the barrier, and process optimization that prevents  $R_s$  degradation. Indeed,  $40\text{-nm}$  InAs HEMTs with  $t_{ins} = 4 \text{ nm}$  show excellent  $I_{ON}/I_{OFF}$  of  $9 \times 10^4$ .




Fig. 11.  $I_{ON}/I_{OFF}$  as a function of  $L_g$ , for InAs HEMTs with  $t_{ins} = 4$  nm and  $t_{ch} = 4$  nm, and  $In_{0.7}Ga_{0.3}As$  HEMTs with  $t_{ins} = 3$  nm and  $t_{ch} = 13$  nm.




Fig. 12.  $H_{21}$ ,  $U$ , and  $MSG/MAG$  of 40-nm InAs HEMTs at  $V_{GS} = 0$  V and  $V_{DS} = 0.5$  V.

Microwave performance of the fabricated InAs HEMTs was characterized from 0.5 to 40 GHz using an HP 8510C network analyzer. We used an on-wafer open/short deembedding method to subtract both pad capacitance and inductance components. Fig. 12 shows the  $H_{21}$ , Maximum-Stable-Gain/Maximum-Available-Gain ( $MSG/MAG$ ), and  $U$  of 40 nm InAs HEMTs with  $t_{ins} = 4$  nm, at  $V_{GS} = 0.2$  V and  $V_{DS} = 0.5$  V. Notice that the 40-nm InAs devices exhibit excellent  $f_T$  of 491 GHz and  $f_{max}$  of 402 GHz, even at  $V_{DS} = 0.5$  V. This high  $f_T$  arises partly from the excellent transport properties associated with the incorporation of the InAs subchannel.

#### IV. BENCHMARK WITH Si DEVICES

We have benchmarked our InAs HEMTs against state-of-the-art Si CMOS. Fig. 13(a) and (b), respectively, shows a comparison of DIBL and  $S$ . The  $t_{ch} = 10$  nm InAs HEMTs with  $t_{ins} = 4$  nm exhibit as good a DIBL and even superior subthreshold swing as comparable Si devices.





Fig. 13. (a) DIBL and (b) subthreshold swing of InAs HEMTs with  $t_{ins} = 4$  nm and  $t_{ch} = 4$  nm, and  $In_{0.7}Ga_{0.3}As$  HEMTs with  $t_{ins} = 3$  nm and  $t_{ch} = 13$  nm against  $L_g$ , together with that of advanced Si MOSFETs.

Speed performance can be evaluated through an estimation of the logic gate delay ( $CV/I$ ). We have done this following the procedure outlined in [1] and refined in [13]. Fig. 14 shows the  $CV/I$  of the  $t_{ch} = 10$  nm InAs HEMTs having  $t_{ins} = 4$  nm at  $V_{DD} = 0.5$  V as well as the  $t_{ch} = 13$  nm  $In_{0.7}Ga_{0.3}As$  devices having  $t_{ins} = 3$  nm [13], as a function of  $L_g$ . Here, we also include those of Si CMOS, which are typically obtained at  $V_{DD} = 1.1$  to 1.3 V. Our InAs HEMTs exhibit significantly better  $CV/I$  than Si-CMOS in spite of the lower voltage of operation. Besides,  $CV/I$  scales gracefully down to the  $L_g = 40$  nm regime.

The advantage in  $CV/I$  that we observed with respect to Si CMOS is not as large as one would expect from the ratio of mobilities in these two materials. Indeed, what is relevant in  $CV/I$  is the carrier velocity and the intrinsic capacitance. Recent measurements have shown that the electron velocity in InAs HEMTs is about a factor of two times higher than in Si, even at the lower voltages that we use here [28]. This is consistent with the data that are shown in Fig. 14.




Fig. 14. Gate delay (CV/I) of InAs HEMTs with  $t_{\text{ins}} = 4$  nm and  $t_{\text{ch}} = 4$  nm, and  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  HEMTs with  $t_{\text{ins}} = 3$  nm and  $t_{\text{ch}} = 13$  nm at  $V_{DD} = 0.5$  V, together with that of advanced Si MOSFETs at  $V_{DD} = 1.1$  V to 1.3 V.




Fig. 15.  $I_{\text{ON}}$  versus  $I_{\text{Leak}}$  of 40-nm InAs HEMTs with  $t_{\text{ins}} = 4$  nm and 60-nm  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  HEMTs with  $t_{\text{ins}} = 3$  nm, together with both high-performance and low-power 65-nm CMOS, at  $V_{DD} = 0.5$  V.

Another important device figure of merit for high-performance and low-power applications is  $I_{\text{ON}}$  versus  $I_{\text{OFF}}$  characteristics. As mentioned in our previous work [13], a rigorous comparison must include the impact of gate leakage current. We have accounted for this by introducing  $I_{\text{Leak}}$ , which averages each contribution of the device leakage current during the ON and OFF states. Fig. 15 plots  $I_{\text{ON}}$  as a function of  $I_{\text{Leak}}$  for a representative 40 nm InAs HEMT with  $t_{\text{ins}} = 4$  nm, as well as for state-of-the-art 65-nm high-performance [29] and low-power [30] CMOS devices, all at  $V_{DD} = 0.5$  V. Included in this graph are data for one of our earlier 60-nm  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  HEMTs [13]. It is remarkable that for the same average leakage current of  $200$  nA/ $\mu\text{m}$ , the 40-nm InAs HEMT exhibits a drive current ( $I_{\text{ON}}$ ) of around  $0.6$  A/ $\mu\text{m}$ , which is about two times higher than that of high-performance 65-nm CMOS.

## V. CONCLUSION

In summary, in an effort to identify the scaling potential of III-V FETs for future high-speed and low-power logic application, we have developed InAs HEMTs with a thin channel and a thin barrier. We have found that 40-nm InAs HEMTs with  $t_{\text{ch}} = 10$  nm and  $t_{\text{ins}} = 4$  nm exhibit excellent logic figures of merit, such as DIBL = 80 mV/V, subthreshold swing of 70 mV/dec,  $I_{\text{ON}}/I_{\text{OFF}} = 9 \times 10^4$ , and an estimated logic gate delay (CV/I) = 0.6 ps, all at  $V_{DD} = 0.5$  V. These encouraging results stem from the combination of the outstanding transport properties of InAs with the use of a thin insulator and a thin channel. In spite of the short gate length and the narrow bandgap of InAs, we obtained  $I_{\text{ON}}/I_{\text{OFF}}$  ratios close to  $10^5$  without evidence of BTBT leakage current. We have also found that 40-nm InAs HEMTs exhibit about two times higher  $I_{\text{ON}} = 0.6$  A/ $\mu\text{m}$  than state-of-the-art high-performance 65-nm CMOS at the same  $V_{DS} = 0.5$  V. InAs is, indeed, a channel material with great potential for beyond Si CMOS logic applications.


## ACKNOWLEDGMENT

The authors would like to thank Dr. R. Chau at Intel Corporation and Prof. D. Antoniadis at MIT for the discussions. Epitaxial heterostructures were supplied by MBE Technology. Device fabrication took place at the facilities of the Microsystems Technology Laboratories, the Scanning Electron Beam Lithography, and the Nano-Structures Laboratory at the Massachusetts Institute of Technology, Cambridge.

## REFERENCES

- [1] R. Chau, S. Datta, M. Doczy, B. Doyle, B. Jin, J. Kavalieros, A. Majumdar, M. Metz, and M. Radosavljevic, "Benchmarking nanotechnology for high-performance and low-power logic transistor applications," *IEEE Trans. Nanotechnol.*, vol. 4, no. 2, pp. 153–158, Mar. 2005.
- [2] M. Rodwell, "Technology development and design for 22 nm InGaAs/InP-channel MOSFETs," in *Proc. 18th IEEE IPRM Conf.*, May 2008, pp. 1–6.
- [3] D.-H. Kim, J. A. del Alamo, J.-H. Lee, and K.-S. Seo, "Performance evaluation of 50 nm  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  HEMTs for beyond-CMOS logic applications," in *IEDM Tech. Dig.*, 2005, pp. 767–770.
- [4] D. Antoniadis and A. Khakifrooz, "MOSFET performance scaling: Limitations and future options," in *IEDM Tech. Dig.*, 2008, pp. 253–256.
- [5] S. Datta, T. Ashley, J. Brask, L. Buckle, M. Doczy, M. Emeny, D. Hayes, K. Hilton, R. Jefferies, T. Martin, T. J. Phillips, D. Wallis, P. Wilding, and R. Chau, "85 nm gate length enhancement and depletion mode InSb quantum well transistors for ultra high speed and very low power digital logic applications," in *IEDM Tech. Dig.*, 2005, pp. 763–766.
- [6] N. Goel, D. Heh, S. Koveshnikov, I. Ok, S. Oktyabrsky, V. Tokranov, R. Kambhampati, M. Yakimov, Y. Sun, P. Pianetta, C. K. Gaspe, M. B. Santos, J. Lee, S. Datta, P. Majhi, and W. Tsai, "Addressing the gate stack challenge for high mobility  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channels for NFETs," in *IEDM Tech. Dig.*, 2008, pp. 363–366.
- [7] Y. Xuan, T. Shen, M. Xu, Y. Q. Wu, and P. D. Ye, "High-performance surface channel in-rich  $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$  MOSFETs with ALD high-k as gate dielectric," in *IEDM Tech. Dig.*, 2008, pp. 371–374.
- [8] T. H. Chiang, W. C. Lee, T. D. Lin, D. Lin, K. H. Shiu, J. Kwo, W. E. Wang, W. Tsai, and M. Hong, "Approaching Fermi level unpinning in oxide- $\text{In}_{0.2}\text{Ga}_{0.8}\text{As}$ ," in *IEDM Tech. Dig.*, 2008, pp. 375–378.
- [9] N. Waldron, D.-H. Kim, and J. A. del Alamo, "A self-aligned InGaAs HEMT architecture for logic applications," *IEEE Trans. Electron Devices*, vol. 57, no. 1, pp. 297–304, Jan. 2010.
- [10] J. A. del Alamo, D.-H. Kim, and N. Waldron, "III-V CMOS: Challenges and opportunities," in *Proc. SSDM Tech. Dig.*, 2008, pp. 28–29.
- [11] R. Chau, "III-V on silicon for future high speed and ultra-low power digital applications: Challenges and opportunities," in *Proc. CS-MANTECH Dig.*, 2008, p. 1.4.

- [12] M. Radosavljevic, T. Ashley, A. Andreev, S. D. Coomber, G. Dewey, M. T. Emeny, M. Fearn, D. G. Hayes, K. P. Hilton, M. K. Hudait, R. Jefferies, T. Martin, R. Pillarisetty, W. Rachmady, T. Rakshit, S. J. Smith, M. J. Uren, D. J. Wallis, P. J. Wilding, and R. Chau, "High-performance 40 nm gate length InSb P-channel compressively strained quantum well field effect transistors for low-power ( $V_{CC} = 0.5$  V) logic applications," in *IEDM Tech. Dig.*, 2008, pp. 727–730.
- [13] D.-H. Kim and J. A. del Alamo, "Lateral and vertical scaling of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  HEMTs for post-Si-CMOS logic applications," *IEEE Trans. Electron Devices*, vol. 55, no. 10, pp. 2546–2553, Oct. 2008.
- [14] K. Uchida, J. Koga, R. Ohba, and T. S. Takagi, "Experimental evidences of quantum-mechanical effects on low-field mobility, gate-channel capacitance and threshold voltage of ultrathin body SOI MOSFETs," in *IEDM Tech. Dig.*, 2001, pp. 633–636.
- [15] D. Esseni, A. Abramo, L. Selmi, and E. Sangiorgi, "Physically based modeling of low field electron mobility in ultrathin single- and double-gate SOI n-MOSFETs," *IEEE Trans. Electron Devices*, vol. 50, no. 12, pp. 2445–2455, Dec. 2003.
- [16] C. C. Eugster, T. P. E. Broekaert, J. A. del Alamo, and C. G. Fonstad, "An InAlAs/InAs MODFET," *IEEE Electron Device Lett.*, vol. 12, no. 12, pp. 707–709, Dec. 1991.
- [17] B. R. Bennett, R. Magno, J. B. Boos, W. Kruppa, and M. G. Ancona, "Antimonide-based compound semiconductors for electronic devices: A review," *Solid State Electron.*, vol. 49, no. 12, pp. 1875–1895, Dec. 2005.
- [18] D.-H. Kim and J. A. del Alamo, "Logic performance of 40 nm InAs PHEMTs," in *IEDM Tech. Dig.*, 2007, pp. 837–840.
- [19] D.-H. Kim and J. A. del Alamo, "Beyond CMOS: Logic suitability of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  HEMT," in *Proc. CS-MANTECH Dig.*, 2006, pp. 251–254.
- [20] T.-W. Kim, D.-H. Kim, S. D. Park, J. W. Bae, G. Y. Yeom, J.-I. Song, and J. H. Jang, "Fabrication of InAs composite channel high electron mobility transistors by utilizing Ne-based atomic layer etching," *Appl. Phys. Lett.*, vol. 91, no. 10, pp. 012 110-1–012 110-3, Sep. 2007.
- [21] T. Suemitsu, H. Yokoyama, Y. Umeda, T. Enoki, and Y. Ishii, "High-performance 0.1- $\mu\text{m}$  gate enhancement-mode InAlAs/InGaAs HEMTs using two-step recessed gate technology," *IEEE Trans. Electron Devices*, vol. 46, no. 6, pp. 1074–1080, Jun. 1999.
- [22] D.-H. Kim, J. A. del Alamo, J.-H. Lee, and K.-S. Seo, "The impact of side-recess spacing on the logic performance of 50 nm  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  HEMTs," in *Proc. 18th IEEE IPRM Conf.*, 2006, pp. 177–180.
- [23] T. Krishnamohan, Z. Krivokapic, K. Uchida, Y. Nishi, and K. C. Saraswat, "High-mobility ultrathin strained Ge MOSFETs on bulk and SOI with low band-to-band tunneling leakage: Experiments," *IEEE Trans. Electron Devices*, vol. 53, no. 5, pp. 990–999, May 2006.
- [24] T. Krishnamohan, D. H. Kim, C. D. Nguyen, C. Jungemann, Y. Nishi, and K. C. Saraswat, "High-mobility low band-to-band-tunneling strained-germanium double-gate heterostructure FETs: Simulations," *IEEE Trans. Electron Devices*, vol. 53, no. 5, pp. 1000–1009, May 2006.
- [25] S. R. Bahl and J. A. del Alamo, "Breakdown voltage enhancement from channel quantization in InAlAs/n<sup>+</sup>-InGaAs HFETs," *IEEE Electron Device Lett.*, vol. 13, no. 2, pp. 123–125, Feb. 1992.
- [26] D. R. Greenberg and J. A. del Alamo, "Nonlinear source and drain resistance in recessed-gate heterostructure field-effect transistors," *IEEE Trans. Electron Devices*, vol. 43, no. 8, pp. 1304–1306, Aug. 1996.
- [27] S. Y. Chou and D. A. Antoniadis, "Relationship between measured and intrinsic transconductances of FETs," *IEEE Electron Device Lett.*, vol. EDL-34, no. 2, pp. 448–450, Feb. 1987.
- [28] D.-H. Kim, J. A. del Alamo, D. A. Antoniadis, and B. Brar, "Extraction of virtual source injection velocity in sub-100 nm III–V HFETs," in *IEDM Tech. Dig.*, 2009, pp. 35.4.1–35.4.4.
- [29] P. Rande, T. Ghani, K. Kuhn, K. Mistry, S. Pae, L. Shifren, M. Stettler, K. Tone, S. Tyagi, and M. Bohr, "High performance 35 nm  $L_{GATE}$  CMOS transistors featuring NiSi metal gate (FUSI), uniaxial strained silicon channels and 1.2 nm gate oxide," in *IEDM Tech. Dig.*, 2005, pp. 227–230.
- [30] C.-H. Jan, P. Bai, J. Choi, G. Curello, S. Jacobs, J. Jeong, K. Johnson, D. Jones, S. Klopccic, J. Lin, N. Lindert, A. Lio, S. Natarajan, J. Neiryneck, P. Packan, J. Park, I. Post, M. Patel, S. Ramey, P. Reese, L. Rockford, A. Roskowski, G. Sacks, B. Turkot, Y. Wang, L. Wei, J. Young, K. Zhang, Y. Zhang, M. Bohr, and B. Holt, "A 65 nm ultra low power logic platform technology using uni-axial strained silicon transistors," in *IEDM Tech. Dig.*, 2005, pp. 56–59.



**Dae-Hyun Kim** was born in Korea on November 13, 1974. He received the B.S. degree in electronics from Kyung-pook National University, Daegu, Korea, in 1997, and the M.S. degree in electrical engineering and the Ph.D. degree in electrical engineering and computer science from Seoul National University, Seoul, Korea, in 2000 and 2004, respectively.

From 2004 to 2005, he was a Postdoctoral Associate at the Interuniversity Semiconductor Research Center, Seoul National University. From 2005 to 2008, he was a Postdoctoral Associate with the Microsystems Technology Laboratories, Massachusetts Institute of Technology, Cambridge. He is currently with Teledyne Scientific Company, where he is in charge of the development of high-speed HEMTs.



**Jesús A. del Alamo** (S'79–M'85–SM'92–F'06) obtained the B.S. degree in telecommunications engineering from the Polytechnic University of Madrid, Madrid, Spain, in 1980 and the M.S. and Ph.D. degrees in electrical engineering from Stanford University, Stanford, CA, in 1983 and 1985, respectively.

From 1985 to 1988, he was with NTT LSI Laboratories, Atsugi, Japan. Since 1988, he has been with the Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Cambridge, where he is currently a Professor and a MacVicar Faculty Fellow. His current research interests include microelectronics technologies for communications and logic processing. He has a particular interest in Si LDMOS, CMOS, GaAs PHEMTs, and GaN HEMTs for RF power applications and in InGaAs HEMTs as a beyond-the-roadmap semiconductor logic technology. He is also active in online laboratories for science and engineering education.

Prof. del Alamo is a member of the Royal Spanish Academy of Engineering. He currently serves as the Editor of the *IEEE ELECTRON DEVICE LETTERS*. He has received several teaching awards at MIT, namely, the Baker Award, the Edgerton Junior Faculty Achievement Award, the Smullin Award, and the Bose Award. He was a National Science Foundation Presidential Young Investigator.