

Logic Characteristics of 40 nm thin-channel InAs HEMTs

Tae-Woo Kim, Dae-Hyun Kim* and Jesús A. del Alamo

Microsystems Technology Laboratories

MIT

*Presently with Teledyne Scientific

Sponsors: Intel & FCRP-MSD

Fabrication: MTL, NSL, SEBL at MIT

IPRM

June 4th, 2009

Scaling issues in III-V HEMT

➤ Motivation


✓ III-V HEMT: Model system for future III-V logic FETs

• Key dimensions:

- Gate Length (L_g)
- Barrier Thickness (t_{ins})
- Side-recess Length (L_{side})
- **Channel Thickness (t_{ch})**

• Scaling trajectory:



- $L_g \downarrow \rightarrow t_{ins} \downarrow, t_{ch} \downarrow, L_{side} \downarrow$



< Schematic of III-V HEMT >

- Goal : Explore trade-offs involved in channel thickness scaling

Thin channel InAs HEMT



$\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$: 1 nm
 InAs : 2 nm
 $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$: 2 nm

} $t_{\text{ch}} = 5 \text{ nm}$

$\mu_{n,\text{Hall}} = 9,950 \text{ cm}^2/\text{V-sec}$

Triple-step gate recess process


- Gate metal stack: Ti/Pt/Au
- $L_{\text{side}} = 80 \text{ nm}$, $t_{\text{ins}} = 5 \text{ nm}$

Reference : InAs HEMT with $t_{\text{ch}} = 10 \text{ nm}$

$\mu_{n,\text{Hall}} = 13,500 \text{ cm}^2/\text{V-sec}$


<D.-H. KIM IEDM 08>

Output & g_m Char.: $L_g = 40$ nm



- Good I_D saturation, pinch-off behavior
- $g_m = 1.65$ mS/ μm @ $V_{DS} = 0.5$ V


Subthreshold Char.: $L_g = 40$ nm



For $t_{ch} = 5$ nm device at $V_{DS} = 0.5$ V,



SS = 72 mV/dec, DIBL = 72 mV/V and $I_{ON}/I_{OFF} = 2.5 \times 10^4$

Subthreshold Char. vs L_g



- Harmonious scaling \rightarrow Very small V_T roll off with L_g (34 mV)

SS & DIBL vs. L_g




✓ Excellent electrostatic integrity and scalability with thin channel

<D.-H. KIM IPRM 09>

Key trade-off: Source resistance

< Gate current injection technique >




Thin-channel InAs HEMTs:

- Higher R_{sh} \rightarrow higher R_s

<D.-H. KIM IPRM 09>

Scalability of g_{mi}


< g_{mi} from S-parameters>



Thin-channel InAs HEMTs:


- Lower values of g_{mi} due to lower μ_n
- But velocity less affected \rightarrow better g_{mi} scalability down to 40 nm

f_T & f_{max} char. : $L_g = 40$ nm




For thin-channel InAs HEMT: Low f_T but high f_{max}

Why high f_{\max} ? \rightarrow Evaluation of g_o




- Lower DIBL, lower Impact ionization:
 - \rightarrow improved output conductance with thin channel

Unified FOM for Logic



I_{ON} at given I_{OFF} and V_{DD}

$V_{DD} = 0.5 V$ $I_{OFF} = 100 \text{ nA}/\mu\text{m}$



For thin-channel InAs HEMT:

→ Better scalability in sub – 100nm regime

Conclusion

- **Thin-channel ($t_{\text{ch}} = 5 \text{ nm}$) InAs HEMTs**
 - At $L_g = 40 \text{ nm}$, thin-channel HEMTs are excellent
 - DIBL = 72 mV/V, S = 72 mV/dec and $I_{\text{ON}}/I_{\text{OFF}} > 10^4$
 - Main advantage: improved electrostatics and scalability
 - Trade-offs: $\mu_n = 9,950 \text{ cm}^2/\text{V}\cdot\text{sec}$, $R_s = 0.255 \Omega\cdot\text{mm}$
- **Future work:**
 - Increase gate foot stem height $\sim 200 \text{ nm}$ to improve f_T
 - Extract injection velocity and gate capacitance.
 - Optimize barrier to lower R_s and R_C .