# Hydrogen Sensitivity of InP HEMTs With WSiN-Based Gate Stack

Samuel D. Mertens, Jesús A. del Alamo, Tetsuya Suemitsu, Member, IEEE, and Takatomo Enoki, Senior Member, IEEE

Abstract—We have experimentally investigated the hydrogen sensitivity of InP high-electron mobility transistors (HEMTs) with a WSiN-Ti-Pt-Au gate stack. We have found that exposure to hydrogen produces a shift in the threshold voltage of these devices that is one order of magnitude smaller than published data on conventional Ti-Pt-Au gate HEMTs. We have studied this markedly improved reliability through a set of quasi-two-dimensional mechanical and electrostatic simulations. These showed that there are two main causes for the improvement of the hydrogen sensitivity. First, the separation of the Ti-layer from the semiconductor by a thick WSiN layer significantly reduces the stress in the heterostructure underneath the gate. Additionally, the relatively thinner heterostructure used in this study and the presence of an InP etch-stop layer with a small piezoelectric constant underneath the gate reduces the amount of threshold voltage shift that is caused by the mechanical stress.

*Index Terms*—High-electron mobility transistors (HEMTs), hydrogen, InP, piezoelectric effect, reliability.

## I. INTRODUCTION

T HE goal of this paper is to study the hydrogen (H) sensitivity of state-of-the-art InAlAs–InGaAs high-electron mobility transistors (HEMTs) specifically designed for ultrahigh speed optical fiber communication systems [1]. H degradation has been identified as a reliability concern in III-V MES-FETs [2] and HEMTs [3]. H is known to alter the electrical characteristics of these devices ultimately leading to parametric failure. One of the paths through which H affects III-V FETs is the formation of TiH<sub>x</sub> in the Ti–Pt–Au gate stack [4]. This creates tensile stress in the heterostructure underneath which, through the piezoelectric effect, causes a threshold voltage shift.

In state-of-the-art InP HEMTs with Ti-based gate stack, H-induced threshold voltage shifts can be as large as 150 mV depending on the gate length and the exposure conditions [6]–[10]. Since the Ti-layer is believed to be the source of the stress, the introduction of other metal such as WSiN at the bottom of the gate stack is expected to mitigate H sensitivity by separating the Ti-layer from the heterostructure. However, to date, no data

Manuscript received May 18, 2004; revised December 9, 2004. This work was supported in part by Nippon Telegraph and Telephone Corporation (NTT) and in part by Triquint. The Massachusetts Institute of Technology portion of this work was supported in part by Nippon Telegraph and Telephone Corporation. The review of this paper was arranged by Editor A. Mehdi.

S. D. Mertens was with the Massachusetts Institute of Technology, Cambridge, MA 02138 USA. He is now with the Ansoft Corporation, Burlington, MA 01803 USA (e-mail: smertens@ansoft.com).

J. A. del Alamo is with the Massachusetts Institute of Technology, Cambridge, MA 02138 USA (e-mail: alamo@mit.edu).

T. Suemitsu and T. Enoki are with the Photonics Laboratory, Nippon Telegraph and Telephone Corporation, Atsugi, Japan (e-mail: sue@aecl.ntt.co.jp; tenoki@aecl.ntt.co.jp).

Digital Object Identifier 10.1109/TED.2005.843871

gate source drain WSiN Au n-InGaAs n-InAIAs i-InP 5nm i-InAlAs 10nm planar doping .... 15nm i-InGaAs i-InAlAs 200nm S.I. InP substrate

Fig. 1. Cross section of InP HEMT studied in this paper [1], [11].

have been reported that can test this hypothesis. The goal of this paper is to study the H sensitivity of InP HEMTs with a WSiN–Ti–Pt–Au gate stack [1] and to compare it to that of more conventional Ti–Pt–Au gate stack designs. The work presented in this paper is an updated and expanded version of preliminary results in [5].

#### **II. EXPERIMENTS**

A cross section of the investigated InP HEMTs is shown in Fig. 1. The active device structure consists, from top to bottom, of a 5-nm InP etch stop, a 10-nm InAlAs insulator with Si planar doping, a 15-nm InGaAs channel, and a 200-nm InAlAs buffer layer [11]. The layers in the heterostructure are significantly thinner than previously studied devices that did not feature the InP etch stop [6]. In contrast with conventional InP HEMTs, these devices feature a WSiN–Ti–Pt–Au gate stack and an InP gate recess etch-stop layer in the intrinsic heterostructure [1]. The WSiN layer is 100 nm thick and is introduced to enhance the thermal reliability of the devices [11]. The InP etch stopper enhances device manufacturability.

In studying the H sensitivity of these devices, we have followed a methodology similar to that of [4]. The test devices were part of small test chips that contained devices of different gate lengths. The experiments basically consist of three phases. First, the devices were baked in  $N_2$  at 195 °C for over 60 h to



Fig. 2. Room-temperature transfer characteristics of a  $0.1 \,\mu$  m InP HEMT with a  $[01\bar{1}]$  gate orientation after 60-h prebake in N<sub>2</sub> at 195 °C, after a subsequent 2-h bake in N<sub>2</sub> at 195 °C and after another 2-h bake in forming gas at 195 °C ( $V_{\rm DS} = 0.1$  V).

saturate all thermally induced effects in a Blue M OV-12A oven. The next two phases took place in a Cascade Microtech Summit 9600 thermal probe station, which allows for measurements in a controlled atmosphere and at different temperatures. In a second phase, the thermal stability was evaluated by baking the devices again at 195 °C for 2 h under N2. Finally, the devices are baked again at 195 °C for 2 h [4] in forming gas  $(5\% \text{ H}_2/95\% \text{ N}_2)$ . This third step is where hydrogen degradation takes place. This methodology allows us to compare the effects of a 2-h thermal bake in N2 and H2 in the same device and thus isolate even small H effects from a background of unrelated thermal effects. In separate experiments, a few devices were monitored in situ during the N<sub>2</sub> and H<sub>2</sub> anneals (threshold voltage  $V_T$  was measured at regular intervals at 195 °C). In some cases, after the forming gas bake, we evaluated the effect of a 2-h recovery anneal in N2 at 195 °C.

Device characterization was carried out at room temperature before and after all three phases with a HP4155 semiconductor parameter analyzer. For this purpose, we developed a rather "benign" device characterization test suite that does not affect the device characteristics. This characterization suite involves measurements of the parasitic resistances, the output, transfer, and subthreshold characteristics and the threshold voltage. The measurements and figure-of-merit extraction are controlled by a PC and use a fixed probe configuration. Most of the emphasis in this paper has been placed on the threshold voltage which is defined at a drain-to-source voltage  $V_{\rm DS} = 0.1$  V and a drain current  $I_D = 1$  mA/mm above leakage.

The studied devices had gate lengths between 30 nm and 1  $\mu$ m [1]. The devices have been designed and optimized for the [01 $\overline{1}$ ] gate orientation, but there were also devices along the [011] direction. Fig. 2 shows the room-temperature transfer characteristics in the linear regime of a 0.1- $\mu$ m device with a [01 $\overline{1}$ ] orientation after 60-h pre-bake in N<sub>2</sub> at 195 °C and after subsequent 2-h bakes in N<sub>2</sub> or H<sub>2</sub> at 195 °C. The effect of H exposure is mostly a negative shift in V<sub>T</sub>. In contrast, the additional 2-h bake in N<sub>2</sub> did not affect the device at all. This confirms that the 60-h bake in N<sub>2</sub> was enough to exhaust all thermal effects.

Fig. 3 shows the time evolution of  $V_T$  for a 0.1- $\mu$ m InP HEMT with a [011] gate orientation *in situ* during N<sub>2</sub> anneal, H<sub>2</sub> exposure and N<sub>2</sub> recovery at 195 °C. Before these anneals, the device was prebaked in N<sub>2</sub> for 60 h at 195 °C. This figure clearly shows that  $V_T$  shifts negatively during the forming gas anneal, while it



Fig. 3. Time evolution of  $V_T$  during a typical experiment (T = 195 °C). The device has a 0.1- $\mu$ m gate length and a  $[01\overline{1}]$  gate orientation.



Fig. 4. Threshold voltage shifts caused by a 2-h bake at 195 °C in N<sub>2</sub> and in forming gas as a function of gate length. The means and standard deviations of the measurement are added to the figure. The devices have a  $[01\bar{1}]$  gate orientation.

is largely unaffected by the bakes in a  $N_2$  atmosphere at the same temperature. Also, the impact of  $H_2$  is basically saturated after about 50 min of exposure to forming gas. Furthermore, there is no indication of any recovery in a post-H exposure  $N_2$  anneal. All devices were found to behave in this way under the studied conditions.

For the standard devices with a  $[01\overline{1}]$  gate orientation, Fig. 4 shows the shift in the threshold voltage  $\Delta V_T$  at room temperature as a function of the gate length for 33 devices. The 2-h N<sub>2</sub> treatment at 195 °C seems to shift  $V_T$  slightly positive. In contrast, the equivalent H<sub>2</sub> treatment causes a distinct and statistically significant negative  $\Delta V_T$ , which is largest in magnitude for the 0.1- $\mu$ m devices. Fig. 5 shows room-temperature  $\Delta V_T$  in devices with a [011] gate orientation under identical conditions for 20 devices. Here, N<sub>2</sub> treatment also causes a small  $\Delta V_T$ . The H<sub>2</sub> bake causes a negative shift with a gate length dependence that is almost a mirror image of that of Fig. 5, except that it is shifted by about -10 mV.

The maximum value of  $\Delta V_T$  for short gate length devices that we have observed in any gate orientation is of the order of 15–20 mV. This is about an order of magnitude smaller than previous observations on InP HEMTs of this gate length under similar hydrogen exposure conditions [7]–[10]. This is a remarkable finding that bodes well for the long-term environmental reliability prospects of advanced InP HEMTs.



Fig. 5. Threshold voltage shifts caused by a bake at 195 °C in  $N_2$  and in forming gas. The means and standard deviations of the measurement are added to the figure. The devices have a [011] gate orientation.

#### **III. SIMULATION**

In order to understand these results, we have carried out device simulations utilizing the techniques described in [6]. In essence, these involve two-dimensional (2-D) finite element simulations using ABAQUS and one-dimensional electrostatics calculations using MATLAB. In all, we studied four kinds of device structures.

- To compare with [6], we first simulated a "reference" device with a standard Ti-Pt-Au gate stack and a layer structure consisting of 250-nm InAlAs-30 nm InGaAs-20nm InAlAs (from bottom to top) [6].
- 2) We then examined the impact of thinning the heterostructure to a layer structure consisting of 200-nm InAlAs-15-nm InGaAs-16-nm InAlAs. This is referred to as the "thinner heterostructure". It also uses a standard Ti-Pt-Au gate stack.
- 3) We next studied the effect of substituting 6 nm of the top InAlAs layer of the thinner heterostructure by a 6-nm InP etch stop layer [11]. This is referred to as "improved heterostructure."
- Finally, we added a thick WSiN layer at the bottom of the gate stack.

The results of these simulations are shown in Fig. 6 for a [011] gate orientation. Identical results are predicted for the  $[01\overline{1}]$  gate orientation, except for an opposite sign in  $\Delta V_T$ .

Consistent with our measurements, we found that the InP HEMT with a WSiN-based gate-stack and an improved heterostructure exhibits a H sensitivity that is about an order of magnitude smaller than the reference device. This is shown in Fig. 6 which plots relative  $V_T$  shift as a function of the device structure for the four structures studied here. The data in this figure further reveal that there are two separate causes for the improved H sensitivity of WSiN-based InP HEMTs: The heterostructure itself and the introduction of the thick WSiN layer under the Ti. We have separately studied the effects of these changes on the H-induced  $\Delta V_T$ .

Fig. 6 shows that by thinning the semiconductor structure from the reference device to the thinner heterostructure,  $\Delta V_T$ is reduced by about 20%. As our model in [6] suggested, the threshold voltage shift is, to the first order, proportional to the depth of the channel multiplied by the difference between the



Fig. 6. Calculated  $\Delta V_T$  versus gate length for: 1) reference structure with Ti–Pt–Au gate; 2) thinned heterostructure with Ti–Pt–Au gate; 3) improved heterostructure (including InP etch stop layer) with a Ti–Pt–Au gate and; 4) improved heterostructure with a WSiN–Ti–Pt–Au gate. Gate orientation is [011].



Fig. 7. Calculated  $\Delta V_T$  versus gate length for InP HEMTs with the improved heterostructure with a WSiN–Ti–Pt–Au gate for different thicknesses of the WSiN layer (0, 10, 50, and 100 nm). Gate orientation is [011].

average piezoelectric field above the channel and in the buffer. Bringing the channel closer to the surface, therefore, should reduce  $\Delta V_T$ , as is observed in the simulations.

The introduction of the 6-nm InP etch-stop layer, which has a very low piezoelectric constant, additionally reduces  $\Delta V_T$  by another 35%. This causes a decrease of the average piezoelectric field in the channel and the insulator. We find that with these two changes the improved heterostructure exhibits a decrease in H sensitivity to lower than 50% at short gate lengths when compared with the reference device.

The presence of the thick WSiN layer in the gate stack further lowers the H sensitivity to about 30% at a gate length of 0.1  $\mu$ m and even lower at shorter gate lengths. This is shown in Fig. 6. Our simulations suggest that this is because the WSiN layer absorbs a large part of the stress caused by the expanding Ti-layer. This yields a reduction of the mechanical stress that affects the semiconductor by the same amount, causing a proportional reduction of the piezoelectric polarization in the semiconductor, and thus in  $\Delta V_T$ .

From our simulations, we have found that a thicker WSiN layer reduces  $\Delta V_T$  by a greater amount. This is shown in Fig. 7 which plots  $\Delta V_T$  as a function of gate length for different thicknesses of WSiN layer. At short gate lengths, inserting the WSiN



Fig. 8. Calculated  $-P_z$  as a function of depth into the semiconductor at the center of the gate according to the model of Blech and Meieran [12]. The depth scales proportionally with  $L_g$ , while  $-P_z(x = 0, z = 0)$  scales inversely proportional with  $L_g$ .

layer reduces the overall magnitude of  $\Delta V_T$ . Interestingly, the evolution of  $\Delta V_T$  with gate length changes character upon the introduction of the WSiN layer. In devices with the conventional gate stack,  $\Delta V_T$  monotonically increases as the gate length decreases. In the devices containing WSiN in the gate stack,  $\Delta V_T$ peaks at a certain gate length and then is reduced for shorter devices. This is consistent with experimental observations. This behavior is understood through the simple model that is described in the next section.

#### **IV. DISCUSSION**

As seen in the previous section, InP HEMTs with a WSiN-Ti-Pt-Au gate show a maximum  $\Delta V_T$  at a certain gate length  $(L_g)$ . The peak  $\Delta V_T$  occurs at a longer  $L_g$  for thicker WSiN. This gate length dependence is different from that of a conventional gate stack in which the expanding Ti layer is in direct contact to the semiconductor. In this later case, reducing the gate length results in an increase in  $\Delta V_T$ . However, the peculiar dependence observed here for the WSiN-Ti-Pt-Au gate HEMTs can be fully explained from the physical understanding of the H-induced  $\Delta V_T$  mechanism described in [6] coupled with a simple analytical model of the stress distribution in the semiconductor induced by an expanding layer.

Blech and Meieran developed a simple 2-D analytical model for the stress induced by an infinitely thin expanding film of finite length on an underlying semi-infinite elastic solid [12]. The stress exerted by the thin film on the underlying solid is modeled as being induced by two incremental forces acting at the two edges of the film. This is sketched in the inset of Fig. 8. The model predicts that the displacement parallel to the length of the film  $u_x$  at a distance x from the center of the gate and at a depth z, is given by

$$u_{x}(x,z) = \frac{2F}{\pi E} \left[ (1-\nu^{2}) \ln \left( \frac{\left(\frac{L_{g}}{2}+x\right)^{2}+z^{2}}{\left(\frac{L_{g}}{2}-x\right)^{2}+z^{2}} \right) + (1+\nu)(3-4\nu) \\ \times \left[ \left( \frac{\left(\frac{L_{g}}{2}+x\right)^{2}}{\left(\frac{L_{g}}{2}+x\right)^{2}+z^{2}} \right) - \left( \frac{\left(\frac{L_{g}}{2}-x\right)^{2}}{\left(\frac{L_{g}}{2}-x\right)^{2}+z^{2}} \right) \right] \right]$$
(1)

where E is Young's modulus,  $\nu$  is Poisson's constant and F is the force at the edge of the gate. In thin films, F is given by the product of the thickness of the film t and the stress in the film,  $\sigma$ 

$$F = \sigma t. \tag{2}$$

From here, one can compute the *z* component of the polarization vector at the center of the gate, which is the input to our model for  $\Delta V_T$  described in [6]. For a gate orientation parallel to the [011] orientation [13],  $P_z$  is given by

$$P_z(x,y) = -\frac{\mu d_{14}}{2} \frac{du_x}{dx}.$$
 (3)

Hence,  $P_z$  at the center of the gate is

$$-P_{z}(x=0,z) = \frac{4F(1+\nu)\mu d_{14}}{L_{g}\pi E} \times \left[ \frac{1-\nu}{\frac{1}{4} + \left(\frac{z}{L_{g}}\right)^{2}} + (3-4\nu)\frac{\left(\frac{z}{L_{g}}\right)^{2}}{\left(\frac{1}{4} + \left(\frac{z}{L_{g}}\right)^{2}\right)^{2}} \right].$$
(4)

It is interesting to see that in this model, the depth dependence of the magnitude of the polarization vector appears normalized with  $L_g$ . Fig. 8 shows  $-P_z(x = 0, z)$  as a function of  $z/L_g$ , as predicted by this model. The model also indicates that at the gate-semiconductor interface,  $z = 0, -P_z(x = 0, z = 0)$  scales inversely proportional with  $L_g$ 

$$-P_z(x=0, z=0) = \frac{16F(1+\nu)(1-\nu)\mu d_{14}}{L_g \pi E}.$$
 (5)

This result is consistent with the evolution of  $\Delta V_T$  with  $L_g$  observed experimentally and through 2-D simulations in TiPtAu conventional gates in which it is seen that  $\Delta V_T$  increases in magnitude as the gate length shortens [6].

This simple formulation needs to be modified for gate stacks that include WSiN. In a case in which there is a WSiN layer of thickness, t, the heterostructure surface is placed at z = t. Hence,  $-P_z$  at the heterostructure surface can be obtained by substituting z = t in (4)

$$-P_{z}(x = 0, z = t) = \frac{4F(1+\nu)\mu d_{14}}{L_{g}\pi E} \times \left[ (1-\nu) \left( \frac{1}{\frac{1}{4} + \left(\frac{t}{L_{g}}\right)^{2}} \right) + (3-4\nu) \frac{\left(\frac{t}{L_{g}}\right)^{2}}{\left(\frac{1}{4} + \left(\frac{t}{L_{g}}\right)^{2}\right)^{2}} \right]$$
(6)

This is what impacts  $\Delta V_T$ . In long HEMTs, t is much smaller than  $L_g$ . Then,  $-P_z(x = 0, z = t)$ , and therefore the H-induced  $\Delta V_T$ , depend weakly on t consistent with the model and results in [6], and [14]. This can be seen on Fig. 8.



Fig. 9. Measured and simulated  $\Delta V_T$  for the improved InP HEMTs with a WSiN-based gate stack and InP etch-stopper. Gate orientation is  $[01\overline{1}]$ .

When the thickness of the nonexpanding layer is larger than the gate length,  $t/L_a \gg 0.5$ , (6) can be approximated as

$$-P_z(x=0, z=t) \approx \frac{4F(1+\nu)\mu d_{14}}{\pi E} (4-5\nu) \frac{L_g}{t^2}.$$
 (7)

In this short-gate length limit,  $-P_z(x = 0, z = t)$  scales as  $L_q/t^2$ .

In [6] we found that in short devices,  $\Delta V_T$  scales proportional to  $-P_z(x = 0, z = t)$  and the gate length. Therefore, in the presence of a WSiN barrier layer of thickness  $t \Delta V_T$ scales as  $L_g^2/t^2$  in short devices. This is the result observed in the 2-D simulations in Fig. 7 for the devices with a thick WSiN layer in the gate stack and in the measurements in Fig. 4. The simple analytical model also explains why a thicker nonexpanding layer underneath the Ti layer reduces  $\Delta V_T$  dramatically in short HEMTs and why  $\Delta V_T$  peaks at gate lengths that depend on the thickness of the WSiN layer.

The simulated results shown in Fig. 6 for the advanced heterostructure with a WSiN gate can be compared to the experimental ones after appropriate scaling. This is shown in Fig. 9. Scaling is required because in the model, the simulated  $\Delta V_T$  is linearly proportional to the magnitude of stress. However, the precise value of stress in the experiments is not known. Fig. 9 reveals excellent agreement between experimental and simulated results for the  $[01\overline{1}]$  gate orientation. Interestingly, the simulations not only predict a large and negative  $\Delta V_T$  centered around 0.1  $\mu$ m, but a marked H insensitivity for 30-nm devices, just as observed in the experiments. When the gate length is significantly shorter than the thickness of the WSiN layer, the mechanical stress at the center of the gate is dramatically reduced.

By comparing Figs. 5 and 6 one sees that the shapes of the  $\Delta V_T$  curves for the [011] and [01 $\overline{1}$ ] gate orientations are not exactly a mirror image of each another around the *x* axis. There appears to be a rigid shift of about -10 mV to the  $\Delta V_T$  for the devices with a [011] gate orientation. This can not be explained by the framework presented here. For [011] oriented devices some other aspects of the device implementation come into play that are not understood and are not captured in the simulations.

The results presented in this paper are encouraging and important because they represent a device level solution to the reliability problems caused by the H-induced piezoelectric effect. Introducing WSiN or another suitable layer to the bottom of the gate stack can greatly mitigate this problem without requiring hermetic packages that are provided with hydrogen getterers.

### V. CONCLUSION

We have found that InP HEMT designs with a WSiN layer at the bottom of the gate stack and InP etch-stop layers inside the intrinsic heterostructure feature a hydrogen sensitivity that is about one order of magnitude smaller than conventional InP HEMTs. This means the H-induced piezoelectric effect can be mitigated by suitable gate stack design. A simple model has been developed to explain the reduced hydrogen sensitivity of these devices for very short gate lengths.

#### REFERENCES

- T. Suemitsu, Y. K. Fukai, H. Sugiyama, K. Watanabe, and H. Yokoyama, "Reliability study of parasitic source and drain resistances of InP-based HEMTs," in *IEDM Tech. Dig.*, 2000, pp. 190–193.
- [2] E. Y. Chang, G. T. Cibuzar, and K. P. Pande, "Passivation of GaAs FETs with PECVD silicon nitride films of different stress states," *IEEE Trans. Electron Devices*, vol. 35, no. 9, pp. 1412–1418, Sep. 1988.
- [3] J. A. del Alamo, R. R. Blanchard, and S. D. Mertens, "Hydrogen degradation of InP HEMTs and GaAs PHEMTs," *Trans. IEICE*, vol. E-84-C, no. 10, pp. 1289–1293, 2001.
- [4] R. R. Blanchard, J. A. del Alamo, S. B. Adams, P.-C. Chao, and A. Cornet, "Hydrogen-induced piezoelectric effects in InP HEMTs," *IEEE Electron Device Lett.*, vol. 20, no. 8, pp. 393–395, 1999.
- [5] S. D. Mertens, J. A. del Alamo, T. Suemitsu, and T. Enoki, "Hydrogen sensitivity of InP HEMTs with WSiN-based gate stack," *Trans. IPRM*, pp. 323–326, 2002.
- [6] S. D. Mertens and J. A. del Alamo, "A model for hydrogen-induced piezoelectric effect in InP HEMTs and GaAs PHEMTs," *IEEE Trans. Electron Devices*, vol. 49, no. 11, pp. 1849–1855, Nov. 2002.
- [7] R. R. Blanchard and J. A. del Alamo, "Stress-related hydrogen degradation of 0.1 μm InP HEMTs and GaAs PHEMTs," *IPRM*, pp. 79–82, 2000.
- [8] P.-C. Chao, M. Y. Kao, K. Nordheden, and A. W. Swanson, "HEMT degradation in hydrogen gas," *IEEE Electron Device Lett.*, vol. 15, no. 5, pp. 151–153, May 1994.
- [9] M. Chertouk, M. Dammann, K. Kohler, and G. Weimann, "0.15 μm passivated InP-based HEMT MMIC technology with high thermal stability in hydrogen ambient," *IEEE Electron Device Lett.*, vol. 21, no. 3, pp. 97–99, Mar. 2000.
- [10] P. F. Marsh, C. S. Whelan, W. E. Hoke, R. E. Leoni, and T. E. Kazior, "Reliability of metamorphic HEMTs on GaAs substrates," *Microelectron. Rel.*, vol. 42, pp. 997–1002, 2002.
- [11] T. Suemitsu, H. Yokoyama, and Y. Ishii, "Impact of nonlinear drain resistance in bias-stressed InAlAs–InGaAs HEMTs," *Electron. Lett.*, vol. 35, no. 24, pp. 2141–2143, 1999.
- [12] I. Blech and E. Meieran, "Enhanced x-ray diffraction from substrate crystals containing discontinuous surface films," *J. Appl. Phys.*, vol. 38, no. 7, pp. 2913–2919, 1967.
- [13] W. Cady, Piezoelectricity: An Introduction to the Theory an Applications of Electromechanical Phenomena in Crystals. New York: Dover, 1964.
- [14] S. Mertens, "The hydrogen-induced piezoelectric effect in InP HEMTs," Ph.D. dissertation, Mass. Inst. Technol., Cambridge, MA, 2003.



Samuel D. Mertens received the B.S. degree in physics engineering from the University of Ghent, Ghent, Belgium, in 1997, and the M.S.E.E. and Ph.D. degrees from the Massachusetts Institute of Technology (MIT), Cambridge, in 1999 and 2003 respectively. His Ph.D. dissertation was on the reliability of InP HEMTs.

Currently, he is working at Ansoft, Burlington, MA, where he heads the model development group for Nexxim, their circuit simulation tool.



Jesús A. del Alamo received the degree in telecom munications from the Polytechnic University of Madrid, Madrid, Spain, in 1980, and the M.S. and Ph.D. degrees in electrical engineering from Stanford University, Stanford, CA, in 1983 and 1985, respectively. At Stanford University, he carried out his Ph.D. dissertation on minority carrier transport in heavily doped silicon.

From 1977 to 1981, he was with the Institute of Solar Energy, Polytechnic University of Madrid, working on silicon solar cells. From 1985 to 1988

he was Research Engineer with Nippon Telegraph and Telephone-LSI Laboratories, Atsugi, Japan, where he conducted research on III-V heterostructure field-effect transistors. Since 1988, he has been with the Department of Electrical Engineeri ng and Computer Science, Massachusetts Institute of Technology (MIT), Cambridge, where he is currently a Professor. His research interests are Gigahertz power transistors, including Si LDMOS on SOI, RF power CMOS, GaAs PHEMTs and InP HEMTs. He is also active in online laboratories for science and engineering education.

Dr. del Alamo was awarded the Baker Memorial Award for Excellence in Undergra duate Teaching at MIT in 1992. In 1993, he received the H. E. Edgerton Junior Faculty Achievement Award at MIT. In 1999, he was elected a Corresponding Member of the Royal Spanish Academy of Engineering. In 2001, he received the Louis D. Smullin Award for Excellence in Teaching and the Class of 1960 Innovation in Education Award, both at MIT. In 2002, he received the Amar Bose Award for Excellence in Teaching from MIT. In 2003, he was selected as a MacVicar Faculty Fellow at MIT. From 1991 to 1996, he was an NSF Presidential Young Investigator.



**Tetsuya Suemitsu** (M'95) was born in Matsuyama, Japan, in 1967. He received the B.S., M.S., and Ph.D. degrees from Waseda University, Tokyo, Japan, in 1992, 1994, and 2000, respectively, all in electrical engineering.

He joined the Atsugi Research and Development Center, Nippon Telegraph and Telephone Corporation (NTT), Kanagawa, Japan, in 1994, where he conducted research on high electron mobility transistors (HEMTs) based on indium phosphide (InP) and related materials. He has studied the underlying

physics of kink effects, breakdown, and long-term degradation phenomena of InP-HEMTs. He has also contributed to the design and fabrication of very-short gate HEMTs for ultrahigh-speed electronics, for which he reported the first complete dc and RF characteristics of 30-nm gate InP-HEMTs in 1998. He has been with LSI Laboratories (1994–1996), System Electronics Laboratories (1996–1999), and Photonics Laboratories (1999-present) with the NTT Corporation. Since January 2002, he has been with the Microsystems Technology Laboratories, Massachusetts Institute of Technology (MIT), Cambridge, as a Visiting Scientist. His current research interests include high-field transport phenomena and their effects on device characteristics in small-size devices, high-frequency electronics, and nanostructure fabrication using electron beam lithography. He has written or contributed to more than 50 papers published on technical journals and conference proceedings and over 30 papers presented at local meetings in Japan.

Dr. Suemitsu is a member of the Japan Society of Applied Physics, the Physical Society of Japan, the American Physical Society, and the Institute of Electrical and Electronics Engineers. He received the Young Scientist Award for the Presentation of an Excellent Paper from the Japan Society of Applied Physics in 1996 and the Best Paper Award from the Institute of Electronics, Information and Communication Engineers (IEICE) in 2003.



Takatomo Enoki (M'91–SM'01) was born in Tottori, Japan, on November 19, 1959. He received the B.S. and M.S. degrees in physics, and the D.Eng. degree in electronics and electrical engineering from the Tokyo Institute of Technology, Tokyo, Japan, in 1982, 1984, and 1996, respectively.

He joined Nippon Telephone and Telegraph's (NTT) Atsugi Electrical Communica tions Laboratories, Kanagawa, Japan, in 1984. Since then, he has been engaged in the research and development of fabrication technologies for high-frequency and

high-speed GaAs MESFETs and ICs. Since 1989, he has studied and developed ultrahigh-speed and low-noise heterostructure FETs and their ICs on InP substrat es. From 1997 to 1999, he was a Senior Manager in the Research Planning Division, NTT Photonics Laboratories, Kanagawa, focusing on the research and development of ultrahigh-speed heterostructure ICs for optical communications systems. He is currently a Senior Research Engineer, Supervisor and a Research Group Leader in charge of the research and development of advanced heterostructure electron devices for future communications.

Dr. Enoki is a member of the Institute of Electronics, Information and Communication Engineers (IEICE), Japan, the Japan Society of Applied Physics (JSAP), and the Optical Society of America (OSA).