

# Performance and Limitations of 65 nm CMOS for Integrated RF Power Applications

J. Scholvin <sup>1</sup>, D. Greenberg <sup>2</sup>,  
and J. A. del Alamo <sup>1</sup>

<sup>1</sup> *MIT, Cambridge, MA*

<sup>2</sup> *IBM Research, Hopewell Jct., NY*

*Sponsors: IBM Faculty Award, IBM PhD Fellowship Program*

*Acknowledgements: Jack Pekarik*

# Outline

- **Why 65 nm CMOS for RF Power**
- Performance of Standard 65 nm Devices
- Output Power Scaling
- Optimizing Device Layout
- Comparison with 90 nm and 0.25  $\mu\text{m}$
- Conclusions


# Why 65 nm CMOS for RF Power?

- System integration → 65 nm as a platform for digital
- High-volume, low cost consumer applications
  - Current: WLAN, Bluetooth, Cell-phone PA driver, WiMax / 802.16
- Moderate frequencies (2-10 GHz)
- Medium power (<100 mW)



# Benefits of Scaling

- $L_g \downarrow \rightarrow f_t \uparrow f_{max} \uparrow \rightarrow \text{Gain} \uparrow \text{PAE} \uparrow$




data for IEEE published GaAs MESFETs,  
27 GHz < freq < 50 GHz

- 65 nm RF performance should benefit from scaling

# Issues of CMOS for RF Power

- Concerns: CMOS Scaling  $\rightarrow V_{dd} \downarrow \rightarrow P_{out} \downarrow$



- Possible Solutions:
  - Raise  $V_{dd} \Rightarrow$  impact on reliability
  - Use I/O devices (if available)  $\Rightarrow$  process complexity (cost)
  - Increase device width

# Outline

- Why 65 nm CMOS for RF Power
- **Performance of Standard 65 nm Devices**
- Output Power Scaling
- Optimizing Device Layout
- Comparison with 90 nm and 0.25  $\mu\text{m}$
- Conclusions

# Experimental

- Devices designed and fabricated in IBM's 65 nm CMOS

$$W_{G,TOT} = N_C \times N_F \times W_{G,F}$$

$N_C$  = # of cells

$N_F$  = # of fingers

$W_{G,F}$  = unit finger width

- Standard Device:


- $W_{G,TOT} = 768 \mu\text{m}$

- $N_C \times N_F \times W_{G,F} = 1 \times 64 \times 12 \mu\text{m}$


- Measurements:

- Maury Load Pull System

- 2-18 GHz




# RF power performance of standard 65 nm devices



1x64x12  $\mu\text{m}$ : Peak PAE = 62% at  $P_{\text{out}} = 13.8 \text{ dBm}$




# RF power performance of standard 65 nm devices



1x64x12  $\mu\text{m}$ : Peak PAE = 62% at  $P_{\text{out}} = 13.8\text{ dBm}$

12x16x4  $\mu\text{m}$ : Peak PAE = 66% at  $P_{\text{out}} = 13.7\text{ dBm}$

# RF power performance of standard 65 nm devices




1x64x12  $\mu\text{m}$ : Peak PAE = 62% at  $P_{\text{out}} = 13.8\text{ dBm}$

12x16x4  $\mu\text{m}$ : Peak PAE = 66% at  $P_{\text{out}} = 13.7\text{ dBm}$


# Outline

- Why 65 nm CMOS for RF Power
- Performance of Standard 65 nm Devices
- **Output Power Scaling**
- Optimizing Device Layout
- Comparison with 90 nm and 0.25  $\mu\text{m}$
- Conclusions

# Increasing Output Power

- 65 nm CMOS features sufficient PAE
  - Possibilities to increase  $P_{out}$ 
    - Supply voltage ( $V_{dd}$ )
    - Bias current ( $I_{dq}$ )
    - Device width ( $W_{G,TOT}$ )
  - Methodology:
    - Optimize for peak PAE
- 

## Increasing $P_{out}$ : $V_{dd}$




- Increases  $P_{out}$  without impacting PAE
- Potential drawback: reliability



# Increasing $P_{out}$ : Device Width

- $P_{out} \sim W_{G,TOT} = N_C \times N_F \times W_{G,F}$



$P_{out}$  saturates  
PAE drops!


# Parasitics in Parallel Cells

- Low  $V_{dd} \rightarrow$  High  $I_D \rightarrow$  High I-R drop in backend
  - Layout wires do not scale with  $W_{G,TOT}$


Single Cell ( $W_0$ )



Dual Cell ( $2W_0$ )





equivalent to





# Modeling Parallel Cell Behavior

- Increasing  $R_{\text{BEOL}}$   $\rightarrow$  dissipate power  $\rightarrow P_{\text{out}} \downarrow$  for  $P_{\text{DC}} = \text{const} \rightarrow \text{PAE} \downarrow$




- Simple loss model: behavior matches data
  - PAE drops with number of cells
  - $P_{\text{out}}$  saturates and eventually decreases

# Outline


- Why 65 nm CMOS for RF Power
- Performance of Standard 65 nm Devices
- Output Power Scaling
- **Optimizing Device Layout**
- Comparison with 90 nm and 0.25  $\mu\text{m}$
- Conclusions

# Maximizing 65 nm Performance



- Wide fingers  $\rightarrow$  Parasitic  $R_G$  losses
- Many narrow fingers  $\rightarrow$  Distributed effect losses


# Maximizing 65 nm Performance: Power Cell Sizing



- Optimal unit cell size ( $N_F \times W_{G,F}$ )
- Layout critical for optimizing  $f_{max} \rightarrow \text{PAE}$

# Maximizing Performance


- $P_{out}$ : Source/Drain Metallization
  - Must  $R_{BEOL}$  scale with  $1/W_{G,TOT}$ 
    - Wider and stacked metal lines
    - Use of thicker high level layers
- PAE: Multi-cell approach ( $N_C$ )
  - $R_G \rightarrow$  Limit  $W_{G,F}$
  - Distributed effects  $\rightarrow$  Limit  $N_F$



# Outline


- Why 65 nm CMOS for RF Power
- Performance of Standard 65 nm Devices
- Output Power Scaling
- Optimizing Device Layout
- **Comparison with 90 nm and 0.25  $\mu\text{m}$**
- Conclusions

# $f_{\max}$ Performance: 65 and 90 nm



- Comparable  $f_{\max}$  performance of 65 nm and 90 nm
- $L_G \downarrow \rightarrow$  optimum  $W_{G,F} \downarrow$


# Performance Similar Across Frequency



- Standard Cell: Similar  $P_{out}$  and PAE behavior




# Performance Similar Across $V_{dd}$



- Similar  $P_{out}$  and PAE behavior for all three technologies
- Intrinsic devices: similar performance (freq,  $V_{dd}$ )

# Performance Differs Across $W_{G,TOT}$



65 nm:  $P_{out}$  saturates

90 nm:  $P_{out}$  increases

# Conclusions

- 65 nm device
  - Similar voltage and freq. performance across 65, 90 nm and 0.25  $\mu\text{m}$
  - 4 GHz: 66% PAE,  $P_{\text{out}} = 31 \text{ mW/mm}$
  - 8 GHz: 54% PAE
- 65 nm BEOL: impact on  $W_{\text{G,TOT}}$  scaling
  - Currently: power saturates
  - BEOL critical for performance
- Solutions
  - Use layout to reduce  $R_{\text{BEOL}}$
  - Stacked metal lines
  - Use thick top level metal