# A Metal/Polysilicon Damascene Gate Technology for RF Power LDMOSFETs

James G. Fiorenza, Member, IEEE, Jörg Scholvin, and Jesús A. del Alamo, Senior Member, IEEE

Abstract—This letter describes a metal/polysilicon damascene gate technology for RF power LDMOSFETs. We compare the performance of SOI LDMOSFETs with metal/polysilicon damascene gates to that of identical devices with n<sup>+</sup> polysilicon gates. The gate sheet resistance of the metal/polysilicon gate was 0.2  $\Omega$ /sq. This very low sheet resistance greatly improved  $f_{\rm max}$  and peak PAE, especially for the wide gate fingers that are critical in RF power applications. With a 140  $\mu$ m gate finger width,  $f_{\rm max}$  was improved from 5 GHz to 25 GHz, and peak PAE at 1.9 GHz was improved from 12% to 52%.

Index Terms—Damascene gate, RF LDMOSFET, SOI.

# I. INTRODUCTION

LOW sheet-resistance gate is a critical element of any RF LDMOSFET technology. RF LDMOSFETs are used today at frequencies between 900 MHz and 2 GHz for a wide variety of RF power amplifier applications, including cellular handsets [1] and base stations [2]. The low sheet-resistance gate enables high RF power gain with the wide gate fingers that are needed to produce the large output power levels demanded by these applications. Refractory metal [3] and refractory metal polycide [4] gates are presently utilized in LDMOSFET processes, and have a gate sheet-resistance as low as 0.8  $\Omega/sq$ . In order to enhance LDMOSFET performance in 900 MHz and 2 GHz applications, new gate technologies are needed which further reduce the gate sheet resistance. They are also essential to push the frequency limits of LDMOSFETs beyond 2 GHz, making LDMOSFETs effective for emerging RF power applications in the 4-6 GHz range, such as wireless LANs (WLAN) and fixed wireless access (FWA).

Here we describe a metal/polysilicon damascene gate technology implemented in an SOI LDMOSFET process. Though promising in digital CMOS [5], the merits of the metal/polysilicon damascene gate for RF power applications have never been previously demonstrated. The essential advantage of the metal/polysilicon damascene gate is that it is implemented in the back-end of a fabrication process. This allows the use of metals with very high conductivity, such as aluminum or copper, enabling a gate sheet-resistance that is far lower than can be achieved with refractory metals or refractory metal poly-

J. G. Fiorenza was with the Microsystems Technology Laboratories, Massachusetts Institute of Technology, Cambridge, MA 02139 USA. He is now with AmberWave Systems, Salem, NH 03079 USA (e-mail: fiorenza@mtl.mit.edu).

J. Scholvin and J. A. del Alamo are with the MIT Microsystems Technology Laboratories, Massachusetts Institute of Technology, Cambridge, MA 02139 USA.

Digital Object Identifier 10.1109/LED.2003.818941



Fig. 1. Depiction of the fabrication process of the metal/polysilicon damascene gate on an RF SOI LDMOSFET. The process uses an oxide CMP step and a metal CMP step to produce the self-aligned gate.

cides. The metal/polysilicon damascene gate is also self-aligned and therefore does not increase gate-to-source/drain overlap capacitance, as do aluminum gate strap technologies [1] and T-gates [6] that have previously been used with LDMOSFETs.

### **II. DEVICE FABRICATION**

The low-resistance gate was added to a 0.6  $\mu$ m RF SOI LD-MOSFET technology described in [7]. The fabrication process is sketched in Fig. 1. Following the front-end (after activation anneal), a 500 nm layer of low-temperature oxide was deposited. A CMP process was then used to planarize the oxide and reveal the surface of the polysilicon gates. Next the polysilicon was etched by RIE, creating a notch. The etch was timed to remove all but 50 nm of the polysilicon. Then 50 nm of titanium nitride (TiN) and 500 nm of aluminum (Al) were deposited by sputtering. The TiN layer was used to prevent spiking of the Al through the polysilicon. Finally, the process was finished with a two-level metal back-end. The metal-polysilicon gate as demonstrated here may not be manufacturable because the notch etch has no etch stop. The manufacturability of this structure could easily be improved by adding an etch stop layer to the gate stack, as was done in the CMOS process in [5].

## **III. RESULTS AND DISCUSSION**

The suitability of the metal/polysilicon damascene gate for RF power applications was evaluated by comparing the characteristics of an SOI LDMOSFET with a metal/polysilicon dam-

Manuscript received May 30, 2002; revised August 19, 2003. The review of this letter was arranged by Editor A. Wang.



Fig. 2. Sheet resistance measured from Kelvin test structures of metal and polysilicon lines. The sheet resistance achieved by the metal/polysilicon damascene gate is  $50 \times$  lower than polysilicon and  $5 \times$  lower than WSi.

ascene gate to a co-processed SOI LDMOSFET with a degenerately-doped polysilicon gate. The gate sheet resistance was measured using Kelvin test structures. Fig. 2 shows that the metal/polysilicon gate sheet resistance was 0.2  $\Omega$ /sq. for gate lengths down to 0.6  $\mu$ m. This level of sheet resistance is 50 times lower than n<sup>+</sup> polysilicon and five times lower than the sheet resistance of the silicide in the state-of-the-art RF LDMOSFET process described in [4].

A model of  $f_{\text{max}}$  of a MOSFET can be used to estimate the impact of the gate sheet resistance on RF performance. To the first order,  $f_{\text{max}} = f_t \sqrt{R_o/R_g}$ , where  $f_t$  is the short circuit current-gain cutoff frequency,  $R_o$  is the output resistance, and  $R_g$  is the gate resistance. A simple physical model for the gate resistance is  $R_g = (1/3)(R_{sh}W_g/L_g)$ , where  $R_{sh}$  is the gate sheet resistance,  $W_g$  is the gate width,  $L_g$  is the gate length, and the 1/3 term accounts for the distributed nature of gate resistance. Using this model and the measured gate sheet resistances given above, and assuming that the use of the damascene gate affects only the gate sheet resistance, the metal/polysilicon damascene gate device is predicted to have an  $f_{\text{max}}$  that is 7.1 × greater than that of the polysilicon gate device and 2.2 × greater than that of a state-of-the-art silicide gate device.

The gate's suitability for RF applications was studied by measuring the S-parameters as a function of the gate finger width. Measurements up to 20 GHz were carried out. The effect of the pads were de-embedded using on-wafer open test structures. The test devices had two gate fingers (nominal  $L_g = 0.6 \ \mu\text{m}$ ) and gate finger widths of between 20  $\mu$ m and 200  $\mu$ m.  $f_t$  and  $f_{\rm max}$  were extracted from the S-parameters.  $f_t$  of the polysilicon gate devices was  $18.4 \ \text{GHz} \pm 1.1 \ \text{GHz}$ , and  $f_t$  of the damascene gate devices was  $14.5 \ \text{GHz} \pm 1.3 \ \text{GHz}$ , for all finger widths. The variation in  $f_t$  was due to wafer-to-wafer and within-wafer gate length variation, and there was no systematic dependence on the gate finger width.

 $f_{\rm max}$  of the devices as a function of the gate finger width is shown in Fig. 3.  $f_{\rm max}$  of the devices with metal/polysilicon damascene gates was significantly higher than  $f_{\rm max}$  of the devices with polysilicon gates. For narrow gate fingers, the damascene gate devices had an  $f_{\rm max}$  of greater than 40 GHz.  $f_{\rm max}$ of the polysilicon gate devices rolled off with gate finger width



Fig. 3.  $f_{\text{max}}$  of co-processed SOI LDMOSFETs with metal/polysilicon damascene gates and polysilicon gates. The metal/polysilicon damascene gate greatly increases  $f_{\text{max}}$ , especially for large finger widths. Devices had two gate fingers.  $V_{dd} = 3.6$  V and  $V_{gs}$  was set for maximum  $f_{\text{max}}$ .



Fig. 4. Load-pull characteristics of  $36 \times 90 \ \mu m$  SOI LDMOSFETs with metal/polysilicon damascene gates and polysilicon gates. The improvement in  $f_{\rm max}$  leads directly to an improvement in gain and peak PAE at 1.9 GHz.

due to their high gate sheet resistance, while  $f_{\rm max}$  of the damascene gate devices decreased less significantly because of the low resistance of the metal/polysilicon gate. For devices with gate finger widths of between 100  $\mu$ m and 200  $\mu$ m,  $f_{\rm max}$  of the metal/polysilicon damascene gate device is larger by a factor of nearly five, close to the 7.1 × increase estimated by the simple model above. The devices with fingers narrower than 100  $\mu$ m have  $f_{\rm max}$  increased by a lesser amount, and their performance may be limited by gate contact resistance in series with the gate sheet resistance.

The reduction in gate sheet resistance and the increase in  $f_{\text{max}}$  translated directly into improved RF power performance. Load-pull characteristics of 3.2 mm RF power cells are shown in Fig. 4. The cells have 36 fingers and a 90  $\mu$ m finger width. They were measured using an ATN load-pull system at a frequency of 1.9 GHz, a V<sub>dd</sub> of 3.6 V, bias current of 20 mA/mm, and source and load matching networks set to maximize PAE. The SOI LDMOSFETs with metal/polysilicon gates had greatly increased gain, which significantly improved the peak PAE. The small-signal gain and peak PAE of 36 finger RF power cells with the two different gate types is shown in Fig. 5 for gate finger widths of between 20  $\mu$ m and 200  $\mu$ m. The use of the metal/polysilicon damascene gate greatly improves the gain and



Fig. 5. Small signal gain and peak PAE for SOI LDMOSFETs versus gate finger width at 1.9 GHz. The use of a metal/polysilicon damascene gates allows excellent performance even with wide fingers.

peak PAE, especially for the large gate finger widths necessary for a high output power level. With a 140  $\mu$ m gate finger width, peak PAE is improved from 12% to 52%.

#### IV. CONCLUSION

This letter describes a new metal/polysilicon damascene gate technology for RF power LDMOSFETs. The sheet resistance of the gate was 0.2  $\Omega/sq.$ , 50 times lower than highly doped polysilicon and five times lower than polycides presently used in RF LDMOSFET processes. The suitability of this gate for RF power applications was demonstrated by fabricating SOI LDMOSFETs with the new gate as well as with standard polysilicon gates. The  $f_{\rm max}$  and the peak PAE were significantly enhanced. For a gate finger width of 140  $\mu$ m,  $f_{\rm max}$  was improved from 5 GHz to 25 GHz, and the peak PAE at 1.9 GHz was improved from 12% to 52%. The metal/polysilicon damascene gate is demonstrated to be very effective for RF power applications. It may prove to be a critical technology

for enhancing RF LDMOSFET performance in present applications, and for leading LDMOSFET technology to applications beyond 2 GHz.

# ACKNOWLEDGMENT

The authors would like to thank Prof. D. Antoniadis from MIT, Dr. K. Jenkins from IBM, and L. Camilletti from Conexant Systems for helpful discussions. They thank S. Sweeny of IBM, D. Gleason of M/A-COM, Dr. V. Saviotti of STMicroelectronics, and D. Wandrei of ACCO for help with load-pull measurements. They also thank Rodel for donation of the CMP pads and Cabot Microelectronics, Aurora, IL, for donation of the slurry. Finally, they thank the staff of the Microsystems Technology Laboratories at MIT, where the devices were fabricated.

#### REFERENCES

- I. Yoshida, M. Katsueda, Y. Maruyama, and I. Kohjiro, "A highly efficienct 1.9-GHz Si high-power MOS amplifier," *IEEE Trans. Electron Devices*, vol. 45, pp. 953–956, Apr. 1998.
- [2] A. Wood, W. Brakensiek, C. Dragon, and W. Burger, "120 Watt, 2 GHz Si LDMOS RF power transistor for PCS base station applications," in *IEEE MTT-S Dig.*, 1998, pp. 707–710.
- [3] T. Ohguro, M. Saito, K. Endo, M. Kakumoto, T. Yoshitomi, M. Ono, H. S. Momose, and H. Iwai, "A high frequency 0.35 μm gate length power silicon NMOSFET operating with breakdown voltage of 13 V," in *Proc. Int. Symp. Power Semiconductor Devices and IC's*, 1995, pp. 114–118.
- [4] G. Ma, W. Burger, and M. Shields, "High efficiency 0.4 μm gate LDMOS power fet for low voltage wireless communications," in *IEEE MTT-S Dig.*, 1999, pp. 1195–1198.
- [5] T. Matsuki, K. Kishimoto, K. Fujii, N. Itoh, K. Yoshida, K. Ohto, S. Yamasaki, T. Sinmura, and N. Kasai, "Cu/poly-Si damascene gate structured MOSFET with Ta and TaN stacked barrier," in *IEDM Tech. Dig.*, 1999, pp. 261–264.
- [6] T. Ohguro, T. Ishikawa, T. Kimura, S. Samata, A. Kawasaki, T. Nagano, T. Yoshitomi, and T. Toyoshima, "High performance digital-analog mixed device on a Si substrate with resistivity beyond 1 kΩ – cm," in *IEDM Tech. Dig.*, 2000, pp. 757–760.
- [7] J. G. Fiorenza and J. A. del Alamo, "Experimental comparison of RF power LDMOSFETs on thin-film SOI and bulk silicon," *IEEE Trans. Electron Devices*, vol. 49, pp. 687–692, Apr. 2002.