

REFERENCES

- [1] H. S. Momose, E. Morifuji, T. Yoshitomi, T. Ohguro, M. Saito, T. Morimoto, Y. Katsumata, and H. Iwai, "High-frequency AC characteristics of 1.5 nm gate oxide MOSFETs," in *IEDM Tech. Dig.*, 1996, pp. 105–108.
- [2] J. N. Burghartz, M. Hargrove, C. Webster, R. Groves, M. Keene, K. Jenkins, D. Edelstein, R. Logan, and E. Nowak, "RF potential of a 0.18- μ m CMOS logic technology," in *IEDM Tech. Dig.*, 1999, pp. 853–855.
- [3] W. Liu, R. Gharpurey, M. C. Chang, U. Erdogan, R. Aggarwal, and J. M. Mattia, "RF MOSFET modeling accounting for distributed substrate and channel resistance," in *IEDM Tech. Dig.*, 1997, pp. 309–312.
- [4] S. F. Tin, A. A. Osman, K. Mayaram, and C. Hu, "A simple subcircuit extension of the BSIM3v3 model for RF CMOS design," *Solid-State Circuits*, vol. 35, pp. 612–624, Apr. 2000.
- [5] X. Jin, J.-J. Ou, C.-H. Chen, W. Liu, M. J. Deen, P. R. Gray, and C. Hu, "An effective gate resistance model for CMOS RF and noise modeling," in *IEDM Tech. Dig.*, 1998, pp. 961–964.
- [6] H. Rohdin, N. Moll, C.-Y. Su, and G. Lee, "Interfacial gate resistance in Schottky-barrier-gate field-effect transistors," HP Labs Tech. Rep., HPL-98-93, 980 521.
- [7] D. K. Schroder, *Semiconductor Material and Device Characterization*. New York: Wiley-Interscience, 1998, pp. 147–159.
- [8] V. Probst, H. Schaber, A. Mitwalsky, H. Kabza, and B. Hoffman, "Metal-dopant-compound formation in TiSi_2 and TaSi_2 : Impact on dopant diffusion and contact resistance," *J. Appl. Phys.*, vol. 70, pp. 693–707, 1991.
- [9] Y. Koh, F. Chien, and M. Vora, "Self-aligned TiSi_2 for bipolar applications," *J. Vac. Sci. Technol.*, vol. B3, no. 6, pp. 1715–1724, 1985.
- [10] B. Razavi, R.-H. Yan, and K. F. Lee, "Impact of distributed gate resistance on the performance of MOS devices," *IEEE Tran. Circuits Syst. I*, vol. 41, pp. 750–754, 1994.

An Insulator-Lined Silicon Substrate-Via Technology With High Aspect Ratio

Joyce H. Wu, Jörg Scholvin, and Jesús A. del Alamo

Abstract—We have developed a novel high-aspect ratio substrate-via technology in silicon that features a SiN insulator liner. In this technology, the via is completely filled with electroplated Cu. We have demonstrated vias with an aspect ratio of 30 and we have verified the integrity of the liner in vias with an aspect ratio of 8. The impedance of individual vias was measured in the microwave regime using a high-frequency test structure. The measured inductance of vias with aspect ratios between 3 and 30 approach the theoretically expected values.

Index Terms—Ground inductance, interconnections, Si RF technology, substrate-via, through-wafer via.

I. INTRODUCTION

Substrate-vias are widely used in GaAs microwave and millimeter-wave ICs to provide low-impedance ground connections [1]–[5]. In many RF applications, silicon is starting to replace GaAs due to its lower costs and its logic integration capabilities [6]. As silicon RFICs strive for high-performance high-frequency operation, it becomes increasingly important to reduce all extrinsic parasitics. Of particular concern are the source impedance of MOSFETs and the emitter impedance of BJTs, which greatly affect the gain and efficiency

Manuscript received April 4, 2001; revised May 8, 2001. This work was supported by the SRC. The review of this brief was arranged by Editor J. M. Vasi. The authors are with the Massachusetts Institute of Technology, Cambridge, MA 02139 USA.

Publisher Item Identifier S 0018-9383(01)07325-7.




Fig. 1. Conceptual cross-sectional drawing of a substrate-via conformally lined with silicon nitride and filled with Cu. An Al pad is used to connect to the top of the via. In this work, the substrate thickness varied between 75 and 170 μm .

of RF amplifiers [3]–[5], [7]. Toward these goals, substrate-vias in Si have been demonstrated using KOH etching [8]. This approach, however, demands substantial backside processing and results in poor aspect ratio vias with a large footprint at the wafer surface [8]. We have developed a through-wafer via technology for silicon, which allows the implementation of high-aspect ratio, low-impedance ground connections. Because this via technology incorporates an insulator liner, it could also be used to distribute power and ground in logic circuits and MEMS. Furthermore, this technology has enabled a novel isolation scheme to reduce crosstalk in mixed-signal circuits for system-on-a-chip (SOC) applications [9]. Our technology uses the same anisotropic plasma etch used in previous Si-via technologies, which have reached aspect ratios of 2.5 [6] and 17 [10]. The novelty of our via technology is that it features an insulator liner and that the vias are completely filled with Cu. As a consequence, they exhibit very low impedance over a broad frequency range. Additionally, we have fabricated a test structure that has allowed us to measure the impedance of a single via in the microwave regime.

II. FABRICATION TECHNOLOGY

The substrate-via fabrication process was developed at the Microsystems Technology Laboratories at Massachusetts Institute of Technology (MIT). An illustration of the via concept is depicted in Fig. 1. In our work, substrate thicknesses ranged from 75 to 170 μm . The technology that we have developed can also be utilized in substrates of regular thickness. For characterization purposes, trenches as well as vias were fabricated.

Via etching was performed from the front of the wafer using a surface technology systems time-multiplexed, inductively-coupled plasma DRIE, which uses a Bosch etch to produce nearly vertical sidewalls [11]. The etch rate was about 2 $\mu\text{m}/\text{min}$. Trench aspect ratios as high as 49 were achieved.

The insulator liner was made of silicon nitride, which in addition to electrically insulating the via from the substrate, it prevents Cu diffusion into silicon [12]–[14]. SiN was deposited by PECVD at 400 $^{\circ}\text{C}$ using a Novellus Concept-1. Depositions were carried out on the front and back of the substrate to improve the liner conformality. Hence, the liner was thinnest at the middle of the via sidewall. Measurements have shown that while the nitride thickness at the sidewall near the opening remains relatively constant with aspect ratio, the mid-sidewall




Fig. 2. SEM cross section of substrate-vias with an aspect ratio of 8. The substrate is $100\text{-}\mu\text{m}$ thick, and each via is $12\text{-}\mu\text{m}$ wide. These vias are conformally lined with silicon nitride and overfilled with Cu (prior to the CMP step).

thickness decreases drastically. Using our current technology, conformality of the nitride is limited to an aspect ratio of approximately 15 in trenches.

Copper was electroplated in a Cu sulfate solution using a pulse-reverse current source [15], [16]. Before electroplating, a Ta-Ti-Cu seed layer was e-beam deposited on the backside of the substrate. Due to the directionality of the e-beam deposition and the high-aspect ratio of the via, the seed does not significantly coat the sidewalls. Hence during electroplating, the via fills with Cu from the bottom to the top. This method produced no seams or voids in the via. In this approach, the rate of filling of the via had a slight inverse dependence on the opening width. Additionally, the Cu deposition rate varied across the wafer. By overfilling the vias and using CMP to remove excess Cu, we were able to obtain a Cu filling that was flush with the surface for all via dimensions across the entire wafer. Contact to the via at the top was made through a patterned Al layer. We have succeeded in filling trenches with Cu with an aspect ratio of 49, and vias with an aspect ratio of 30. We have verified conformality of the liner in fully filled vias with an aspect ratio of 8, as shown in Fig. 2.

III. RESULTS AND DISCUSSION

A test structure for measuring the impedance of a single via was designed and fabricated. This is a one-port $50\text{-}\Omega$ ground-signal-ground coplanar transmission line with the via under test at the end of the signal line (Fig. 4 inset). The ground pads are shorted to the Cu ground plane through a large number of vias. Characterized vias ranged from $2.6\text{ }\mu\text{m}$ to $25\text{ }\mu\text{m}$ in nominal opening width on a $77\text{-}\mu\text{m}$ substrate. S_{11} was measured from 10 MHz to 6 GHz and converted to Z_{11} . The series resistance and inductance of the test structure pads were not de-embedded, so the actual impedance of a via is lower than the measured value.

For all vias, the real part of Z_{11} was found to be largely independent of frequency, while the imaginary part was positive and increased linearly with frequency (Fig. 3). These results suggest a simple via equivalent circuit model that consists of a resistor and an inductor in series. For vias with low-resistance the skin effect caused a noticeable increase in via resistance (seen in the increase in the real part of Z_{11} in Fig. 3) and a small decrease in inductance with frequency. This effect is more pronounced in vias with larger opening widths. Due to the limited range of frequencies in which we have characterized our vias, we have not been able to discern their parasitic capacitance to the substrate. At higher frequencies, this parasitic capacitance is likely to result in a self resonance.




Fig. 3. Z_{11} versus frequency of a one-port test structure with a $4\text{-}\mu\text{m}$ wide and $77\text{-}\mu\text{m}$ deep via. The real part of Z_{11} is independent of frequency, while the imaginary part exhibits a linear dependence. This represents the ideal behavior of a simple resistor and inductor in series. The solid line plots simulation results of this equivalent circuit model from which the indicated values of resistance and inductance are extracted. The slight rise in resistance with frequency is due to the skin effect.




Fig. 4. Extracted inductance versus nominal aspect ratio of vias on a substrate thickness of $77\text{ }\mu\text{m}$. Each data point represents a different via. Plotted in a solid line is the theoretical inductance [17]. The inset is a picture of an actual test structure with a $12\text{-}\mu\text{m}$ wide via under test. This one-port test structure was designed to measure the impedance of a single via. The multiple grounding vias are introduced to reduce the impedance of the ground pads.

Fig. 4 shows the extracted inductance of several vias at 6 GHz as a function of the nominal via aspect ratio. The actual aspect ratio is slightly smaller due to widening of the via opening during the DRIE etch but a detailed characterization of this effect is difficult and has not yet been performed. Also, vias with aspect ratio greater than 15 may have nonconformal liners. The inductance data in Fig. 4 is tightly clustered indicating the reproducibility of the process. As the via aspect ratio increases, so does the inductance. Fig. 4 also includes a theoretical calculation using the model of Gofarb and Pucel [17]. The lower lying experimental data points agree well with this theoretical model. This gives us confidence that the proposed technology can produce vias with theoretically minimum inductance.

IV. CONCLUSIONS

We have successfully developed a high-aspect ratio, insulated substrate-via technology for low-inductance power and ground distribution

in Si ICs. We have demonstrated fully-lined and completely filled substrate-vias with aspect ratios of 8. We have measured the inductance of individual vias and found that it approaches theoretically expected values. This technology is promising for low-loss power and ground distribution in Si RF ICs and MEMS, as well as for substrate crosstalk isolation in SOC applications.

ACKNOWLEDGMENT

The authors would like to thank J. G. Fiorenza, A. A. Ayón, J. Voldman, A. Fan, and the staff at the Microsystems Technology Laboratories at MIT for fabrication advice, D. A. Hitko for assistance with the measurements, and K. A. Jenkins for help with the test structures.

REFERENCES

- [1] H. Furukawa, T. Fukui, T. Tanaka, A. Noma, and D. Ueda, "A novel fabrication process for surface via-holes for GaAs power FETs," in *Proc. IEEE GaAs Conf.*, 1998, pp. 251–254.
- [2] R. J. Shul, A. G. Baca, R. D. Briggs, and G. B. McClellan, "ICP etching of GaAs via hole contacts," *Electrochem. Soc. Proc.*, pp. 84–92, 1996.
- [3] L. A. D'Asaro, J. V. DiLorenzo, and H. Fukui, "Improved performance of GaAs microwave field-effect transistors with low inductance via-connections through the substrate," *IEEE Trans. Electron Devices*, vol. ED-25, pp. 1218–1221, 1978.
- [4] R. A. Pucel, "Design considerations for monolithic microwave circuits," *IEEE Trans. Microwave Theory Tech.*, vol. MTT-29, pp. 513–534, 1981.
- [5] C. Yuen, S. G. Bandy, S. Saliman, C. B. Cooper, III, M. Day, and G. A. Zdasiuk, "Via hole studies on a monolithic 2–20 GHz distributed amplifier," *IEEE Trans. Microwave Theory Tech.*, vol. 36, pp. 1191–1195, 1988.
- [6] K. M. Strohm, P. Nuechter, C. N. Rheinfelder, and R. Guehl, "Via hole technology for microstrip transmission lines and passive elements on high resistivity silicon," *IEEE Trans. Microwave Theory Tech.*, vol. 47, pp. 581–584, 1999.
- [7] M. Fukuta, K. Suyama, H. Suzuki, and H. Ishikawa, "GaAs microwave power FET," *IEEE Trans. Electron Devices*, vol. ED-23, pp. 388–394, 1976.
- [8] N. P. Pham, K. T. Ng, M. Bartek, P. M. Sarro, B. Rejaei, and J. N. Burghartz, "A micromachining post-process module for RF silicon technology," in *IEDM Tech. Dig.*, 2000, pp. 481–484.
- [9] J. H. Wu, J. A. del Alamo, and K. A. Jenkins, "A high-aspect ratio silicon substrate-via technology and applications: Through-wafer interconnects for power and ground and Faraday cages for SOC isolation," in *IEDM Tech. Dig.*, 2000, pp. 477–480.
- [10] H. T. Soh, C. P. Yue, A. M. McCarthy, C. Ryu, T. H. Lee, and C. F. Quate, "Ultra-low resistance, through-wafer via (TWV) technology and its applications in three dimensional structures in silicon," in *Intl. Conf. Solid-State Devices and Materials*, 1998, pp. 284–285.
- [11] A. A. Ayón, R. Braff, C. C. Lin, H. H. Sawin, and M. A. Schmidt, "Characterization of a time multiplexed inductively coupled plasma etcher," *J. Electrochem. Soc.*, vol. 146, pp. 339–349, 1999.
- [12] G. M. Adema, L.-T. Hwang, G. A. Rinne, and I. Turlik, "Passivation schemes for copper/polymer thin-film interconnections used in multi-chip modules," *IEEE Trans. Comp., Hybrids, Manufact. Technol.*, vol. 16, pp. 53–59, 1993.
- [13] P.-L. Pai and C. H. Ting, "Copper as the future interconnection metal," in *Proc. IEEE VLSI Multilevel Intercon. Conf.*, 1989, pp. 258–264.
- [14] J. Li, Y. Shacham-Diamand, J. W. Mayer, and E. G. Colgan, "Thermal stability issues in copper based metallization," in *Proc. IEEE VLSI Multilevel Intercon. Conf.*, 1991, pp. 153–159.
- [15] L. M. Weisenberger and B. J. Durkin, "Copper plating," in *ASM Handbook: Surface Engineering*. Materials Park, OH: ASM International, 1994, vol. 5, pp. 167–176.
- [16] A. C. West, C.-C. Cheng, and B. C. Baker, "Pulse reverse copper electroplating in high aspect ratio trenches and vias," *J. Electrochem. Soc.*, vol. 145, pp. 3070–3074, 1998.
- [17] M. E. Goldfarb and R. A. Pucel, "Modeling via hole grounds in microstrip," *IEEE Microwave Guided Wave Lett.*, vol. 1, pp. 135–137, 1991.