

Briefs

Nonlinear Source and Drain Resistance in Recessed-Gate Heterostructure Field-Effect Transistors

David R. Greenberg and Jesús A. del Alamo

Abstract—We have profiled the parasitic source and drain resistances versus current in recessed-gate HFET's with heavily-doped caps, using an InAlAs/n⁺-InP HFET as a vehicle. We observe a dramatic reduction in the parasitic resistances at moderate-to-high currents as significant current passes through the cap. Consequently, we note very little dependence in g_m on the length of the extrinsic gate-source region. This is an experimental verification of predictions of two-layer models in the literature.

I. INTRODUCTION

An expanding market for millimeter-wave applications has fueled interest in developing high-frequency heterostructure field-effect transistor (HFET) technologies capable of handling large currents and voltages as well as achieving low noise. One key aspect of optimizing an HFET for such applications is reducing the parasitic source and drain resistances. The large-signal parasitic resistances (R_S and R_D) raise the on-resistance of a device at low V_{DS} , increasing the saturation voltage (V_{DS}^{sat}) and adding thermal noise. The small-signal source resistance (r_s) is well known to degrade figures of merit such as g_m , f_{max} , and, to a lesser extent, f_T . In addition, the small-signal drain resistance (r_d) can degrade f_T dramatically through its contribution to the Miller effect [1].

In order to reduce parasitic resistance, most high-frequency device designs take advantage of recessed-gate technology, in which a heavily-doped cap is removed over the intrinsic device area in a self-aligned manner but retained over the extrinsic region. The cap in such a scheme is widely known to screen the extrinsic channel from surface depletion effects [2]. Several studies, however, suggest that a doped cap layer may interact with the extrinsic channel in a more complex manner [3]–[6], with electrons moving between the cap and channel via tunneling or thermionic field emission. The low-resistance cap thus conducts in parallel with the channel, reducing parasitic resistance substantially.

Despite the performance implications tied to the physics of a capped extrinsic region, studies to date have concentrated primarily on developing two-layer models [3]–[6], with experimental work addressing only a few discrete low-current bias points or making only indirect device I-V curve comparisons [5], [6]. To the best of our knowledge, there have been no direct measurements of the nonlinear source and drain resistances versus current over the full current range of a typical HFET.

This work presents such an experimental study of the extrinsic source resistance in an InAlAs/n⁺-InP HFET technology employing

Manuscript received January 10, 1996. The review of this brief was arranged by Editor J. Xu. This work was supported by Grants DL-H-441694 and DL-H-441638 from C.S. Draper Laboratory, Grant DAAL03-92C0001 from the Joint Services Electronics Program, as well as through equipment grants from Bellcore and Hewlett Packard. D. R. Greenberg received personal fellowship support from the Fannie and John Hertz Foundation and from the Intel Foundation.

The authors are with the Massachusetts Institute of Technology, Cambridge, MA 02139 USA.

Publisher Item Identifier S 0018-9383(96)05555-4.

InP epitaxial layers as both the active channel and as an etch-stopper in a selectively-recessed n⁺-InGaAs cap scheme [7], [8].

II. RESULTS

The heterostructure design and device fabrication used in this work has been previously summarized in [8]. In addition to standard recessed-gate devices and associated test structures, we also fabricate “uncapped” devices for comparison. These are processed identically except for having the cap layer selectively etched off completely at the start of the process.

A key step in investigating the physical operating mechanisms of the cap in our devices is to fully characterize the sheet resistances of and contact resistances to the cap and channel layers. To this end, we employ both the Transmission-Line Model (TLM) and the Floating-Gate TLM (FGTLM) techniques [9] on both capped and uncapped samples, using a small bias of ~ 100 mV. The FGTLM method applied to devices with varying gate lengths (L_g) yields the channel sheet resistance (R_{sh}^{chan}) beneath the gate. The same method applied to devices with varying source-to-gate gap lengths (L_{sg}) determines R_{sh}^{chan} and the channel contact resistances (R_c^{chan}). Finally, TLM structures on capped samples yield the cap contact (R_c^{cap}) and sheet (R_{sh}^{cap}) resistances. In this manner, we find a value for (R_c^{cap}) of $50 \Omega/\square$ as well as values for R_c^{cap} and R_c^{chan} of $0.15 \Omega \cdot \text{mm}$ and $2.4 \Omega \cdot \text{mm}$, respectively. We also measure an uncapped extrinsic R_{sh}^{chan} of 1150 to $1350 \Omega/\square$, which agrees closely with the value measured separately beneath the gate, as expected. In the capped extrinsic region, however, R_{sh}^{chan} is reduced to $600 \Omega/\square$. The two-fold reduction results primarily from the anticipated increase in n_s , supported by simulation results, and possibly from a consequent improvement in channel electron mobility (μ_e) as well [10].

Two benefits to device performance resulting from this cap-induced reduction in R_{sh}^{chan} are reflected in peak g_m and I_D . Comparing g_m versus V_{GS} at $V_{DS} = 4$ V for both capped and uncapped $1.7 \mu\text{m} \times 30 \mu\text{m}$ HFET's, we find that the capped device achieves peaks values for g_m and I_D of 180 mS/mm and 400 mA/mm, respectively, compared with 85 mA/mm and 250 mA/mm for the uncapped device. Furthermore, while g_m for the capped device degrades upon the onset of significant gate leakage beyond $V_{GS} = 1$ V, the uncapped device shows a gradual decline in g_m beginning at about $V_{GS} = 0.25$ V. This is most likely due to velocity-saturation effects in the relatively low- n_s extrinsic device [1].

These performance benefits of the cap are not fully explained as due simply to a cap-induced increase in extrinsic n_s , however. We find that peak g_m in our devices varies by less than 10% over source-gate separations (L_{sg}) spanning $2 \mu\text{m}$ to $10 \mu\text{m}$, corresponding to a less than $0.5 \Omega \cdot \text{mm}$ variation in r_s . This variation is an order of magnitude less than expected based on the $600 \Omega/\square R_{sh}^{chan}$ value of the capped extrinsic channel alone, suggesting considerable conduction by the low- R_{sh} cap itself as predicted by reported two-layer extrinsic region models [5], [6].

We explore the behavior of the extrinsic region in detail by profiling R_S and r_s versus I_S ($I_S \simeq I_D$ for a well-designed HFET at typical operating biases) directly for the extrinsic source, using the gate-current-injection technique [8] illustrated in the inset of Fig. 1. Except at very small I_S , the measured V_{DS} represents quite closely the potential drop across the parasitic source, which we shall




Fig. 1. R_S and r_s versus I_S for $L_{sg} = 2 \mu\text{m}$, measured using the gate-current-injection method show as inset.

subsequently write as $(V_{S0} - V_S)$ (where V_{S0} is the potential at the end of the extrinsic source nearest the gate and V_S is the potential of the source contact). The ratio $(V_{S0} - V_S)/I_S$ yields R_S while the derivative $d(V_{S0} - V_S)/dI_S$ yields r_s .

Fig. 1 shows the result for a nominal L_{sg} value of $2 \mu\text{m}$. As I_S increases from 0, R_S and r_s initially drop rapidly up through $I_S \approx 8 \text{ mA/mm}$ before stabilizing to a constant value of about $4 \Omega \cdot \text{mm}$. The initial drop is due to an unwanted channel-resistance component that quickly becomes negligible beyond $I_S \approx 8 \text{ mA/mm}$. As I_S is increased further, we find that both R_S and r_s remain constant at $4 \Omega \cdot \text{mm}$ over the low-current range up to $I_S \approx 80 \text{ mA/mm}$, the behavior associated with a typical, linear source resistance.

Beyond $I_S \approx 80 \text{ mA/mm}$, however, R_S and r_s begin a continuous decline, with r_s dropping most rapidly to a value of only $\sim 1.5 \Omega \cdot \text{mm}$ by the time I_S reaches 400 mA/mm . The resulting low r_s at higher currents permits excellent peak values for figures of merit such as g_m and f_{max} , despite the higher value of the large-signal resistance R_S .

Focusing on r_s , a comparison between r_s versus I_S scans for various values of L_{sg} between $2 \mu\text{m}$ and $10 \mu\text{m}$ reveals distinct low- and high-current scaling trends, as illustrated in Fig. 2. At low currents, where r_s is constant with I_S , we find that r_s increases significantly as L_{sg} is scaled up. We also note that while the $L_{sg} = 2 \mu\text{m}$ devices shows a relatively large I_S window over which r_s remains constant before declining, this width of this window decreases with increasing L_{sg} , virtually disappearing for $L_{sg} > 6 \mu\text{m}$. As I_S increases, however, and r_s begins to decline, the L_{sg} dependence observed at low currents disappears completely. Indeed, we find that all the curves merge (within statistical device variation) once I_S exceeds 100 mA/mm . This behavior is responsible for the remarkable lack of L_{sg} -dependence in the values of peak g_m for our devices mentioned above.

III. DISCUSSION

The behavior of r_s versus I_S observed above fits well with the predictions of a full two-layer model that includes transport in the cap layer and electron transfer between cap and channel [5], [6]. We sketch such a model for the source region in Fig. 3. A similar model applies to the extrinsic drain, but with current traveling in the opposite direction. In this model, the cap/barrier/channel layer structure forms a diode, with the capped extrinsic source region thus modeled as a distributed diode-resistor network. Because of the presence of this diode, coupling between cap and channel is extremely weak at low I_S and the channel-cap transfer length (L_T) is therefore large compared




Fig. 2. r_s versus I_S for various values of L_{sg} . Inset shows r_s versus L_{sg} at $I_S = 10 \text{ mA/mm}$ (indicated on main graph by dashed line).




Fig. 3. Schematic cross-section of the extrinsic source region of an InAlAs/ n^+ -InP HFET, illustrating current transfer between the n^+ -InGaAs cap and n^+ -InP channel.

with our L_{sg} range. Almost all current is thus initially carried by the $R_{sh}^{\text{chan}} = 600 \text{ Ohm}/\square$ channel layer and we observe a constant r_s that scales up with increasing L_{sg} .

We explore this scaling behavior with L_{sg} in the inset to Fig. 2, which plots r_s measured at $I_S = 10 \text{ mA/mm}$ versus L_{sg} . For the smallest three L_{sg} values, we find that r_s scales up linearly with L_{sg} in a manner consistent with a simple, linear parasitic source resistance proportional to the source-gate separation. This scaling begins to fail for devices with $L_{sg} > 6 \mu\text{m}$, suggesting that $L_T < 6 \mu\text{m}$ even at $I_S = 10 \text{ mA/mm}$. From slope of r_s versus L_{sg} for $L_{sg} \leq 4 \mu\text{m}$, we extract $R_{sh}^{\text{chan}} = 650 \text{ Ohm}/\square$ for the capped channel, matching our FGTLM results. In addition, linear extrapolation to the r_s -axis yields a value of $2.5 \Omega \cdot \text{mm}$ corresponding to the residual components of the low-current source resistance: R_c^{chan} , uncapped gap resistance R_{gap} , and a term $[-L_{\text{gap}} \cdot R_{sh}^{\text{chan}}]$ correcting for the fact that the cap does not extend the full source-gate separation. We bound L_{gap} to be within $0.1 \mu\text{m}$ based on our cap recess process details, yielding an upper limit for this term of $\sim 0.06 \Omega \cdot \text{mm}$. Based on this bound, the extrapolated resistance from the plot, and the value for R_c^{chan} measured via FGTLM, we extract the gap resistance R_{gap} of $\sim 0.16 \Omega \cdot \text{mm}$. This value is consistent with a $0.1 \mu\text{m}$ uncapped gap and the value of the uncapped R_{sh}^{chan} extracted previously.

As I_S increases further, current passing through the extrinsic channel begins to generate a relatively large potential drop in this layer, which also approximates the voltage across the cap/barrier/channel diode in the region nearest the gate. At sufficiently high I_S this voltage grows large enough for the diode to turn on and for significant

current to transfer into the cap. The largest transfer occurs nearest the gate where the diode voltage is greatest, with a rapid falloff toward the source. As I_S increases, L_T thus quickly shrinks, dropping well below L_{sg} . Since the overall source-gate resistance of the cap, including R_c^{cap} , is only about $0.25 \Omega \cdot \text{mm}$ compared with $3.5 \Omega \cdot \text{mm}$ for the underlying channel, r_s declines rapidly with increasing I_S and becomes very insensitive to L_{sg} as observed.

The onset of the r_s decline with increasing bias (which we define as a drop to 90% of low-current r_s) thus marks the bias at which the L_T has decreased to become comparable to L_{sg} for a given device. Since this transfer length is determined by the nonlinear coupling between channel and cap, we expect it be a function of $(V_{S0} - V_S) = I_S \cdot R_S$. For longer L_{sg} devices, this voltage is attained at lower I_S . In addition, L_T need not shrink as much in long L_{sg} devices in order to achieve $L_T < L_{sg}$ and initiate a decline in r_s . Thus, we expect the decline in r_s for longer L_{sg} devices to begin at lower I_S , consistent with the behavior previously observed in Fig. 2.

By noting the value of $(V_{S0} - V_S)$ at which r_s begins to decline for a particular L_{sg} , we can estimate the value of L_T corresponding to this bias. Performing this extraction over a range of L_{sg} values leads to a profile of L_T versus $(V_{S0} - V_S)$, from which we estimate that the channel-cap diode begins to turn-on at approximately 0.22 V. This value is consistent with the thermionic-emission barrier height from the cap to the gate-barrier layer.

While we expect the decline in r_s with increasing I_S to apply to all capped HFET structures in the III-V material systems, the rate and onset of this decline should depend on both R_{sh}^{chan} and on the diode I-V curve of a given cap/barrier/channel structure. The consequences of this dependence are well illustrated by contrasting Fig. 2 in this work with Fig. 10 of [6]. This work models R_S versus I_D for pseudomorphic HEMT structures. The predicted decline in r_s with current in these HEMT's qualitatively matches our reported results quite well. However, instead of displaying a low-current bias range in which r_s remains flat, the decline in r_s begins immediately as I_S rises from 0 V due to the much smaller diode turn-on voltage characteristic of a HEMT's doped barrier layer.

IV. CONCLUSIONS

We find through direct experimental measurement that a cap technology is effective at reducing parasitic source and drain resistance through two distinct mechanisms. The cap reduces the underlying channel sheet resistance by a factor of two, through the well-known screening of surface Fermi-level pinning. In addition, however, we also observe a dramatic reduction in both the large- and small-signal source and drain resistances at moderate-to-high currents through a parallel cap-conduction mechanism. This existence of this phenomenon is key to achieving high-performance in a process with large source-drain separation for relaxed lithographic tolerance in a manufacturing environment.

ACKNOWLEDGMENT

The authors thank R. Bhat of Bellcore for growing the heterostructure used in this study.

REFERENCES

- [1] D. R. Greenberg and J. A. del Alamo, "Velocity Saturation in the Extrinsic Device: A Fundamental Limit in HFET's," *IEEE Trans. Electron Devices*, vol. 41, no. 8, p. 1334, 1994.

- [2] J. A. del Alamo and T. Mizutani, "A recessed-gate $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/n^+-\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ MIS-type FET," *IEEE Trans. Electron Devices*, vol. 36, no. 4, p. 646, 1989.
- [3] M. D. Feuer, "Two-layer model for source resistance in selectively doped heterojunction transistors," *IEEE Trans. Electron Devices*, vol. ED-32, no. 1, p. 7, 1985.
- [4] S. J. Lee and C. R. Crowell, "Parasitic source and drain resistance in high-electron-mobility transistors," *Solid-State Electron.*, vol. 28, no. 7, p. 659, 1985.
- [5] P. Roblin, L. Rice, S. B. Bibyk, and H. Morkoc, "Nonlinear parasitics in MODFET's and MODFET I-V characteristics," *IEEE Trans. Electron Devices*, vol. 35, no. 8, p. 1207, 1988.
- [6] Y. Ando and T. Itoh, "Accurate modeling for parasitic source resistance in two-dimensional electron gas field-effect transistors," *IEEE Trans. Electron Devices*, vol. 36, no. 6, p. 1036, 1989.
- [7] D. R. Greenberg, J. A. del Alamo, and R. Bhat, "A recessed-gate $\text{InAlAs}/n^+-\text{InP}$ HFET with an InP etch-stop layer," *IEEE Electron Device Lett.*, vol. 13, no. 3, p. 137, 1992.
- [8] ———, "Impact ionization and transport in the $\text{InAlAs}/n^+-\text{InP}$ HFET," *IEEE Trans. Electron Devices*, vol. 42, no. 9, p. 1574, 1995.
- [9] J. A. del Alamo and W. J. Azzam, "A floating-gate transmission-line technique for measuring source resistance in heterostructure field-effect transistors," *IEEE Trans. Electron Devices*, vol. 36, no. 11, p. 2386, 1989.
- [10] M. H. Somerville, D. R. Greenberg, and J. A. del Alamo, "Temperature and carrier density dependence of mobility in a heavily-doped quantum well," *Appl. Phys. Lett.*, vol. 64, no. 24, p. 3276, 1994.

The Effect of Drain Offset on Current-Voltage Characteristics in Sub Micron Polysilicon Thin-Film Transistors

K. R. Olasupo, W. Yarbrough, and M. K. Hatalis

Abstract—We have examined the effect of drain offset structures with lengths ranging from $0.0 \mu\text{m}$ to $1.0 \mu\text{m}$ on submicron polysilicon TFT devices. The drain offset was found to exhibit resistive behavior that tends to lower the TFT drive current as it reduces the leakage current. For the range of channel lengths studied ($1.0 \mu\text{m}$ to $0.35 \mu\text{m}$) the optimum drain offset length was $0.35 \mu\text{m}$.

I. INTRODUCTION

Polysilicon thin-film transistor (TFT's) have been widely investigated for active matrix liquid crystal display (AMLCD's). In addition to their higher current drive capability [1], polysilicon TFT devices offers the flexibility of being used to build peripheral drive circuitry on the same substrates to interface with AMLCD. Since the electric-field at the drain side of a TFT is maximum in the off-state, the use of the drain offset structure reduces the penetration of drain depletion width, and consequently the electric field. In this brief, we present a model that describes the effect of drain offset on the drive and the leakage current of polysilicon TFT.

Manuscript received March 3, 1995; revised February 14, 1996. The review of this brief was arranged by Editor Y. Nishi.

K. R. Olasupo was with AT&T Bell Laboratories, Allentown, PA 18103 USA. He is now with Advanced Micro Devices, Austin, TX 78741 USA.

W. Yarbrough is with AT&T Bell Laboratories, Orlando, FL 32819 USA.

M. K. Hatalis is with the Department of Electrical Engineering and Computer Science, Lehigh University, Bethlehem, PA 18105 USA.

Publisher Item Identifier S 0018-9383(96)05536-0.