

# A Baseband Processor For Pulsed Ultra-Wideband Signals


**Raul Blazquez, Puneet Newaskar, Fred Lee,  
Anantha Chandrakasan  
Microsystems Technology Lab.  
Massachusetts Institute of Technology**



# Outline


- **Introduction to UWB Systems**
- **Baseband Processor**
- **Analog to Digital Converter**
- **Clock Generation System**
- **Digital Backend**
- **Results and conclusions**

# UWB systems




**High Data Rate**  
**Excellent Multipath Resolution**  
**Low interference to other systems**

# Free Unlicensed Spectrum




**Spectrum allowed for communication**




**Two IEEE standards in development**

# UWB Baseband Processor




**BW = 300MHz, Duty cycle = 2%, 31 pulses per bit**

# Number of bits of the ADC




**Noise Limited Case**



**Interference Limited Case**

**4 bits sufficient for reliable UWB detection**


# ADC Architecture




- Switch + Capacitor
- Better dynamic performance
- Low resolution

- Fully Differential Preamplifier and Comparators


# ADC (Circuits)



**Preamplifier**



**Comparator 1**





**Comparator 2**

**Gain from positive feedback**  
**2 comparators for metastability resolution**




# ADC (Measurements)




ADC Channel 1		
$f_{CLK} / \text{MHz}$	$DNL_{ave} / \text{LSB}$	$INL_{ave} / \text{LSB}$
250	0.31	0.62
384	0.31	0.62

Dornberg, J., Lee, H.S. and Hodges, D.A., "Full-Speed Testing of A/D Converters", IEEE JSSC, Dec 1984.

# Clock Generation Subsystem



# Digital Backend Specification



Whole synchronization in digital domain.  
Coarse Acquisition < 70 $\mu$ s, Fine Tracking Precision = 1sample

# Coarse Acquisition

- Wider integration window?

2 samples per pulse

$N_c$  pulses per bit

Case 1: 1 window  $\Rightarrow$  Width  $N$

$2N_c N$  multiplications


$2N_c N - 1$  additions

Case 2:  $N$  windows  $\Rightarrow$  Width 1

$2N_c N$  multiplications


$2N_c N - N$  additions

**PARALLELIZATION**



**Loss = 1.7dB**

**Time to Coarse Acq.  $70 \mu\text{s}$**



**50 correlations in parallel**

# Correlators


**1 Correlation:**

**200 samp/frame**  
**31 frames**


**= 6200**

**FIR coeffs**

**50 Correlations**  
**in parallel**





# Coarse Acquisition




**Signal Detection: 6 cycles**  
**Delay Estimation: 7 cycles**

# Fine Tracking Algorithm



- 20 ppm, width = 2ns  $\Rightarrow$  25 $\mu$ s for static users.
- Granularity:  
An integer number of samples


# Fine Tracking








# Retiming Block

- Data received  
4 samples at a time.




- Timing precision required :  
1 sample



$$m[i] = 4n[i] + \Delta[i] \longrightarrow \Delta[i+1] = \text{mod}(\Delta[i] + d[i], 4)$$

# UWB System on a Chip



**1.8 V - 0.18 $\mu$ m non-epi**

# Summary

## Chip Specifications

Process Tech.

0.18 $\mu$ m non-epi

Bit Rate

193kbps

## ADC Performance

Abs. Accuracy

Rel. Accuracy

Static Perform.

3.1bits

3.9bits

Dynamic Perform.

3.0bits

3.4bits

## Power Consumption

ADC + PLL

135mW

CLK Buffers

65mW

Backend

75mW

Total

275mW

# Conclusions

- **Implementation issues :**
  - **ADC with 2 comparators for metastability resolution**
  - **Ring oscillator enough for jitter specification**
  - **Extensive parallelization required**
  - **Synchronization in digital domain**
- **193kbps wireless link demonstrated**