

Distributed Active Clock Network

Vadim Gutnik

Massachusetts Institute of Technology
50 Vassar Street, 38-107
Cambridge, MA 02139
Tel. +1 617 258 8075
gutnik@mit.edu

Anantha Chandrakasan

Massachusetts Institute of Technology
50 Vassar Street, 38-107
Cambridge, MA 02139
Tel. +1 617 258 7619
anantha@mit.edu

Abstract

A distributed clock network can alleviate problems of skew and jitter in GHz-clock-speed microprocessors. A proof-of-concept chip fabricated in a $0.6\mu\text{m}$ process achieves 354MHz operation of 4 phase-locked oscillators. Supply noise insensitive, current controlled oscillators; nonlinear, modelock-resistant phase detectors; and the loop filters needed for multiple interconnected PLLs are integrated on chip, with a total area per PLL of less than 0.02mm^2 .

1. Introduction

The majority of modern microprocessors use a balanced tree to distribute the clock [1, 2]. Tree distribution has worked for many generations of processors, but it suffers from a number of drawbacks that make it less attractive at the gigahertz clock speeds required in the near future. We propose a distributed clock network as an alternative to clock trees.

The primary metrics for clock distribution are skew, jitter, and power dissipation. To evaluate the performance in these terms, we consider a representative section of a clock tree in Fig. 1. Skew is caused by mismatch in the delay along buffers A_i with respect to buffers B_j . (If, as shown, the tree drives a common global clock line or grid, RC delays in the clock line still allow different parts of the chip to see different clocks.) Since delay through clock trees has grown to multiple clock cycles, even a small variation in gate delay (caused primarily by process variations, and temperature and power supply gradients across the chip), or wire delay, (caused by variations in dielectric thickness or lithography) can add up to a large skew. As trees grow deeper to minimize systematic skew at high clock speeds, skew caused by random process variations




Figure 1. Simplest model of clock tree driving a global clock net.

begins to dominate, and that skew can only be compensated actively.

The majority of jitter is introduced by buffers and inter-line coupling to the clock wires; a relatively small amount comes from noise in the source oscillator [3, 4]. In many cases outputs of the clock buffers are strapped together at intermediate stages as well, as shown by the dotted line in Fig. 1. To the extent that this helps control skew and jitter, the clock edges become slower and there is an increase in short circuit power dissipation.

2. Distributed Clocking

A distributed clock network aims to address these weaknesses by generating the clock signal with phase locked loops at multiple points (“nodes”) across a chip, and distributing each only to a small section of the chip (“tile”); Fig. 2 shows a representative section of a chip.

2.2. Phase Detector

Synchronization of multiple oscillators is complicated by the fact that phase is periodic, so the average phase of a set of oscillators is multiply defined. For example, consider four oscillators with phase comparators between neighbors, shown in Fig. 5. Although they are not in phase, the net phase error at each is 0, so they are in equilibrium. Worse, the equilibrium is stable if the phase comparators output a signal proportional to the phase error.




Figure 5. Modelock Condition

This phenomenon, dubbed “modelock,” was described by Pratt and Nguyen, who also suggested that modelock can be avoided in regular arrays by using nonlinear phase detectors whose response decreases monotonically beyond a phase difference of $\pi/2$ [7]. The phase detector Pratt and Nguyen suggest (a flip-flop delay and an **XOR** gate) is not well-suited for integrated PLLs, however. First, it has relatively low gain, so mismatch can lead to large input-referred phase offsets. Second, it generates a lot of high-frequency noise that must be attenuated in the loop filter.

The phase detector proposed here, shown in Fig. 6, has the right nonlinearity, higher gain at small $\Delta\phi$ and has much less high-frequency content than an **XOR**. (Only half of the circuit is drawn. The other half is the symmetrical counterpart, with **clock1** and **clock2** switched.)

M_1 , M_2 , and M_3 comprise an arbiter. The voltage at




Figure 6. Phase Detector Schematic

node A is buffered, sampled, and converted to a current,

so that multiple inputs can be summed at each oscillator node. Synchronous sampling of the arbiter output by M_6 and M_7 demodulates it, removing high frequency content. The phase of the sampling instant also affects the transfer function, shown in Fig. 7. The shape is set by $\theta_c = \theta_f - \theta_s$, where θ_f is the phase of the falling edge of **clock2** relative to its rising edge (so for a 50% duty cycle, $\theta_f = \pi$), and θ_s is the phase of the sampling instant. If the output of the arbiter is sampled immediately after the rising edge of **clock1**, and **clock2** has 50% duty cycle, the transfer function is exactly that of an arbiter. By delaying the sampling instant with $I_5 \dots I_9$, θ_c can be lowered to less than $\pi/2$, which is the constraint to avoid modelock. Adding the output from the unshown half of the circuit gives the other half of the phase response. The full circuit fits in $80\mu\text{m} \times 40\mu\text{m}$.




Figure 7. Sampled Phase Detector Transfer Function

2.3. Loop Filter

One loop filter is associated with each CCO. Conventional loop filters use a charge pump with an RC pole-zero pair, and often put the large capacitor and resistor off chip. To avoid inconveniently large resistor and capacitors, we propose a feed-forward compensation method. The loop filter of Fig. 8 consists of two differential amplifiers. (Note that because the frequency control to the oscillator consists of two currents, both amplifiers have twin outputs.) M_3 , M_4 , M_5 , and M_6 make up amplifier A_1 , biased by M_9 , while M_1 , M_2 , M_7 , M_8 , M_{11} and M_{12} make up A_2 , biased by M_{10} . The differential output currents from the phase comparators at the edges of each tile are summed at nodes I_{in+} and I_{in-} , and drive both amplifiers. A_1 is a single stage differential pair, so it has relatively low gain but a bandwidth limited by $g_{m3,4}/C_{gs3,4}$, since nodes I_{out1} and I_{out2} drive a low impedance. A_2 has two stages, much like a prototypical op-amp. The first is biased at very low current to give high gain at DC and allow the use of a relatively small compensation capacitor, and the second provides the needed gain and isolates the high impedance pole from the output. In this amplifier, the DC gain was simulated at 31dB with a 16kHz pole, a compensating zero at 7.6MHz, and a high frequency pole well above the PLL target frequency. The use of feed-forward compensation allowed the use of very small capacitors; the loop filter, including the poly-poly capacitor, and the CCO with its output buffers together take up $88\mu\text{m} \times 88\mu\text{m}$.

