
Pattern Dependent Characterization of Copper Interconnect

Prof. Duane Boning

Massachusetts Institute of Technology
Microsystems Technology Laboratories


<http://www-mtl.mit.edu/Metrology>

ICMTS Tutorial, March 2003





Copper Interconnect Dual Damascene Process


Deposit dielectric stack; Pattern trenches & vias



Barrier deposition; copper electroplating



Repeat for multiple levels of metal



■ Electroplating

- ❑ “Superfill” used to fill narrow trenches and vias
- ❑ Ideally: plated surface nearly flat


■ Copper CMP

- ❑ Multistep process to remove bulk copper and barrier metal
- ❑ Ideally: polished surface nearly flat
 - no loss in copper wire thickness
 - flat for next level




Copper Interconnect Problems


- Polishing stages: bulk polish, barrier polish, and overpolish



Non-uniform
plating



Evolving Surface Profile
CMP





Overpolish

CMP Process and Problems



Electroplating/CMP Characterization Methodology

Electroplating/CMP Test Wafers




- Plating: Measure step height, array bulge/recess and field copper thickness
- CMP: Measure dishing, erosion and field copper thickness

Electroplating Process


- Fixed plating recipe

CMP Process

- Fixed pad, slurry, process settings (pressure, speed, etc)
- Variable polish times



Product Chip Layout



Model Parameter Extraction

Calibrated ECD Pattern Dependent Model

Calibrated Copper Pattern Dependent Model

Chip-Level Simulation

- Plating: prediction of step height, array height, copper thickness and local pattern density
- CMP: prediction of clearing time, dishing and erosion, final copper line thicknesses



Outline

■ Background

- Pattern dependent effects in plating and CMP

■ Copper CMP Characterization


- Polishing Length Scales
- Test Structure and Mask Design
 - Single Layer Test Structures and Mask Design
 - Multilevel Test Structures and Mask Design
- Measurements and Analysis
- Design Rule Generation
- Chip Scale Modeling

■ Copper Electroplating Characterization


■ Conclusions




Copper CMP Pattern Dependent Effects



Sample Profilometer Scans




Line width = 1 μm
Line space = 1 μm



Line width = 9 μm
Line space = 1 μm




Polishing Length Scales




Initial Copper Polish

- Three Polishing Length Scales:
 - ~2mm range: copper bulk polish
 - ~100μm range: erosion profile
 - ~1μm range: dishing profile




~1μm Range



SEM Cross Section
(0.5μm wide line)



Dishing and Erosion Test Structures




Physical Test Structure

Electrical Test Structure

- ❑ Profilometry: captures surface height over long scans
- ❑ Electrical measurements: extract line thickness by probing



Dishing/Erosion Array Test Structures



■ Three Regions:


- Single loop: isolated line
- Small array: loop with surrounding dummy lines
- Large array: multiple taps along length of the array

■ Electrical Sampling:

- Each tap is a Van der Pauw structure: measure resistance
- Uniform sampling: e.g. every 100 μm
- Edge sampling: place more taps near the transition region



Copper Thickness Extraction Procedure



- R is measured line resistance
- $R_s (\rho/t)$ is sheet resistance
- t is the thickness of a line
- ρ is the resistivity of copper
- L is the length of a line
- W is the width of a line.
- R_{Cu} is resistance due to copper
- R_L is resistance due to liner
- ρ_L is the resistivity of liner

$$R = R_s \times \frac{L}{W} \quad \text{or by re-arranging variables} \quad t = \frac{\rho}{R} \times \frac{L}{W} \quad (1)$$



$$R_{Cu} = \frac{\rho_{Cu} \times L}{(T_M - T_L) \times (W - 2T_L)} \quad \text{and}$$

$$R_L = \frac{\rho_L \times L}{(2T_M \times T_L) + ((W - 2T_L) \times T_L)} \quad (2)$$


$$T_M = \frac{\rho_{Cu}}{R} \times \frac{L}{(W - 2T_L)} + T_L \quad (3)$$




Additional Structures




Capacitance



Single Layer Mask Designs



A. First Generation Mask
("SEMATECH 931 Mask")




B. Second Generation Mask

- Single-level mask: electrical and physical test structures.
- Key pattern factors: density and pitch and/or linewidth and linespace.
- Structure Interaction: structure size and floor planning.





Single Layer Surface Profiles and Trends

Surface Profiles (in Å)





Extracted and Physical Copper Thickness



- Good correlation between extracted thickness and physical data.
- Clear trend of total remaining thickness is shown from the electrical data.



Analysis: Dishing and Erosion in Copper CMP




Dishing and Erosion Dependencies on Polish Time and Pitch


- Profilometry surface scan for dishing and oxide thickness measurement for erosion.
- Constant dishing after initial transition for smaller pitch structures.




Multilevel Process Sequence and Pattern Problems




1. M1 Polish



2. M2 Oxide Deposition




3. M2 Cu Deposition



4. M2 Polish




Multilevel Copper CMP Test Mask Design



- Multi-level mask: M1, Via, and M2
 - electrical and physical test structures
- Single level effects: Layout factors on M1 to study creation of topography
 - Density
 - Pitch (Line Width & Line Space)
- Multiple metal level effects: Overlay M2 structures to study topography impact

Metal 1



Metal 2



M1 Structure Design Space


M1 Structure Design Space (in μm): < P2D50 = Pitch of 2 and Density of 50% >

	LW															
LS	0	0.18	0.25	0.5	1	1.5	2	3	4	5	7	9	10	50	90	100
0														D100 Solid		
0.18		P0.36 D50														
0.25			P0.5 D50													
0.5				P1 D50		P2 D67										
1					P2 D50			P4 D75		P6 D83		P10 D90		P51 D98		P101 D99
1.5					P2 D33											
2							P4 D50									
3					P4 D25						P10 D70					
4																
5					P6 D17					P10 D50						
7							P10 D30									
9					P10 D10											
10												P20 D50		P100 D90		
50					P51 D2								P100 D50			
90												P100 D10				
100					P101 D1									P200 D50		



Multilevel CMP Test Structure Design

Mask Layout
("SEMATECH 954 Mask")




Metal 1: Blue


Metal 2: Magenta

- Multi-level mask: M1, Via, and M2 with electrical and physical test structures.
- Layout factors: Line width/line space combinations
- Focus: Multi-level pattern effects
- Overlap structures: direct, half, and dual


Half Overlap Structure




Direct Overlap: Structure




Direct Overlap: Data Analysis




Multilevel Half Overlap Structure



Half Overlap: Erosion to Erosion



Half Overlap: Dishing to Erosion




Half Overlap: Erosion to Dishing/Erosion

← M2 Array →


M2 Profile (\AA)

5 μm Lw/
5 μm Ls




M1 Profile (\AA)


1 μm Lw/
1 μm Ls




Dual Overlap: Structure




Dual Overlap: Data Analysis



Multilevel Electrical Impact: M2 Line Thickness



- Metal 2 thickness (0.5 μm line/space) as function of space from the edge of the metal 1 array (3 μm line/1mm sapce)




- Change in resistance of a 0.5 μm mtetal 2 line/space structure at a transition in metal 1 density



Lakshminarayanan et al. (LSI Logic), IITC 2002.



Design Rule Generation





Modeling of Pattern Effects in Copper CMP





bulk
copper
removal

- Approach: Apply density/step-height model to each stage in the copper polish process



barrier
removal




over-
polish


- “Removal Rate” Diagrams:
 - Track RR for metal and oxide during each phase
- Approximation: neglect barrier removal phase

Oxide
Erosion

Metal
Dishing




Pattern-Density / Step-Height Effects




- For large step heights:
 - step height reduction goes as 1/pattern-density

- For small step heights (less than the “contact height”):
 - height reduction proportional to height
 - height decays with time constant τ :
$$H(t) = H_0 e^{-t/\tau}$$

- Calculate *effective density* by averaging local pattern densities over some window/ weighting function





Effective Density Map Over Chip



Ouma et al., IITC '98;
 Smith et al., CMPMIC '99
 Grillaert et al., CMP-MIC '98.



Chip-Scale CMP Simulation



Dishing after step two

RMS Error = 155 \AA




Outline

- Background
- Copper CMP Characterization
- Copper Electroplating Characterization
 - Definitions
 - Test Structure and Measurement Plan
 - Trend Analysis
 - Chip Scale Modeling
 - Integrated Plating/CMP Chip-Scale Modeling
- Conclusions



Copper Electroplating Non-Uniformities




- Isolated line and array region are recessed

- Isolated line sticks up and array region is bulged




Electroplating Pattern Dependent Effects




Measurement Plan and Sample Profile Scan

- Profile scans taken across each line/array structure




Electroplated Profile Trends: Pitch Structures




Step Height Data Analysis

Step Height vs. Line Width



Step Height Behavior



■ Trends

- SH depends on line width: near zero or positive (superfill) for small features and becomes more conformal as line width increases


■ Saturation Length: fill becomes fully conformal and SH = Trench Depth

- Line width $L_W = 10\mu\text{m}$




Array Height Data Analysis

Array Height vs. Line Width



Array Height Behavior



■ Trends

- Positive (superfill) for small features, and becomes negative (conformal), and saturates to field level as line width increases


■ Saturation length: fill becomes fully conformal and $AH = 0\text{ \AA}$

- Line width $L_W = 10\text{ }\mu\text{m}$




SH and AH vs. Line Space

Step Height vs. Line Space



Array Height vs. Line Space



■ Trends

- Line space dependency for SH and AH is similar to line width dependency


■ Saturation length: similar value is observed for line space

- Line space $L_S = 10 \mu\text{m}$



Transition Length Scale in Electroplating

- Plating depends on local feature (feature scale) and nearest neighbors within 2-5 μm range



Semi-Empirical Model for Topography Variation

■ Physically Motivated Model Variables:

- Width, Space, 1/Width, and Width*Space

■ Semi-Empirical Model Development

- Capture both conformal regime and superfill regime in one model frame
- $1/W^2$ and W^2 terms explored as well

■ Model Form

- Array Height:

$$AH = a_E W + b_E W^{-1} + c_E W^{-2} + d_E S + e_E W \times S + Const_E$$


- Step Height:

$$SH = a_S W + b_S W^{-1} + c_S W^{-2} + d_S S + e_S W \times S + Const_S$$




Model Fit: Step Height and Array Height

Step Height vs. Line Width



Array Height vs. Line Width




- The models capture both trends well
 - Step Height RMS error = 327 Å
 - Array Height RMS error = 424 Å
- Model coefficients are calibrated and used for chip-scale simulations




Chip-Scale Simulation Calibration Results

Test Mask




Step Height Average: Simulated Result



Step Height


RMS Error=420Å

Array Height



RMS Error=440Å

Final Thickness Average: Simulated Result





Final Thickness

- Simulated over the entire test mask used to calibrate the model
- RMS errors are slightly greater (about 90Å and 10Å more) than fitting RMS errors since distribution values are used



Integration of Electroplating and CMP Models

- Integration is done by feeding forward the simulated result from electroplating to copper CMP simulation




- CMP model needs:
 - Surface “envelope”:
Array Height
 - Step Height
 - Topography Pattern Density




Topography Pattern Density

- Topography density: as-plated surface topography pattern density of raised features
 - Depends on plating characteristics
 - Important as an input for CMP pattern density model





Layout Density



Topography Density



Plating/CMP: Final Dishing





Dishing after step three

RMS Error = 140 Å



Plating CMP: Final Erosion



Erosion after step three

RMS Error = 420 Å



Conclusion

- Electroplating and CMP are Highly Pattern Dependent
- Copper Interconnect Pattern Dependent Characterization
 - Test Structure Design
 - Capture Key Pattern Effects: Isolated vs. Array, Density, Pitch, etc.
 - Three Polishing Length Scales: mm, 100 μ m, and 1 μ m Ranges.
 - Mask Design
 - Single layer
 - Multi layer
 - Physical and Electrical Measurements
 - Data Analysis
- Can Be Applied to Support Process Development, Optimization, and Formulation Of Design Rules
- Provides Data for Chip-Scale Modeling of Copper Interconnect



Acknowledgments

- Past and current students: Tae Park, Tamba Tugbawa, Brian Lee, Xiaolin Xie, Hong Cai
- Support and collaboration with SEMATECH, Texas Instruments, Conexant, Praesagus, SKW, Philips Analytical

