Design lets chip manage local memory stores efficiently using an Internet-style communication network.
The MIT researchers' new 36-core chip is "tiled," meaning that it simply repeats the same circuit layout 36 times. Tiling makes multicore chips much easier to design. Courtesy of the researchers