{"id":928,"date":"2013-06-27T19:48:04","date_gmt":"2013-06-27T19:48:04","guid":{"rendered":"https:\/\/mtlsites.mit.edu\/annual_reports\/2013\/?p=928"},"modified":"2013-07-25T18:26:31","modified_gmt":"2013-07-25T18:26:31","slug":"enhancementof-antimonide-based-p-channel-fets-using-process-induced-strain","status":"publish","type":"post","link":"https:\/\/mtlsites.mit.edu\/annual_reports\/2013\/enhancementof-antimonide-based-p-channel-fets-using-process-induced-strain\/","title":{"rendered":"Enhancement\tof Antimonide-based P-channel FETs using Process-induced Strain"},"content":{"rendered":"

For decades, growth and innovation in the microelectronics industry has been fueled by the aggressive scaling of silicon complementary metal oxide semiconductor (CMOS) technology. However, as silicon devices scale to the nanometer regime and their intrinsic limitations become more pronounced, the role of silicon in state-of-the-art logic devices is being called into question. Consequently, III-V semiconductors have gathered great interest as a channel material to replace silicon, largely due to their impressive electron transport properties and the successful demonstration of outstanding n-channel devices[1<\/a>]<\/sup>. On the other hand, this success has not yet been translated to III-V p-channel devices because of the low intrinsic hole mobilities of most III-V semiconductors. Developing a high performance p-channel device is critical to the realization of a future III-V CMOS architecture to extend the semiconductor roadmap and enable future novel semiconductor technologies.<\/p>\n

A promising solution to the III-V p-channel problem is the use of antimonides, which have the largest hole mobilities of any III-V material system. The performance of antimonide devices can be further enhanced by strain, which has already found great success in high-volume silicon manufacturing. Chip-bending experiments using antimonide p-channel FETs have shown that antimonides respond favorably to strain[2<\/a>]<\/sup>. In this work, we show that the performance of p-channel antimonide FETs can be further enhanced using a compressively stressed nitride layer[3<\/a>]<\/sup>.<\/p>\n

Compressively stressed p-channel FETs with a 0.5-\u03bcm gate length were fabricated using a 7.5-nm In0.41<\/sub>Ga0.59<\/sub>Sb channel. Figures 1 and 2 show, respectively, the output characteristics and transconductance gm<\/sub> of a typical transistor. A peak gm<\/sub> of 115 mS\/mm was obtained, comparable to similarly fabricated unstressed <\/i>devices with a gate length of 0.25 \u03bcm, despite<\/i> having a gate length twice as long. This peak gives strong evidence for stress-induced transport enhancement.<\/p>\n

Ongoing work includes efforts to fabricate shorter-channel transistors to capture even more stress enhancement, as simulations project the gains from stress to increase with gate length scaling.<\/p>\n\n\t\t