{"id":671,"date":"2013-06-21T20:37:59","date_gmt":"2013-06-21T20:37:59","guid":{"rendered":"https:\/\/mtlsites.mit.edu\/annual_reports\/2013\/?p=671"},"modified":"2013-08-13T21:47:44","modified_gmt":"2013-08-13T21:47:44","slug":"efficient-reliable-energy-buffer-for-grid-interface-power-conversion-with-switched-capacitor-architecture","status":"publish","type":"post","link":"https:\/\/mtlsites.mit.edu\/annual_reports\/2013\/efficient-reliable-energy-buffer-for-grid-interface-power-conversion-with-switched-capacitor-architecture\/","title":{"rendered":"Efficient, Reliable Energy Buffer for Grid-interface Power Conversion with Switched Capacitor Architecture"},"content":{"rendered":"

A buffering strategy that utilizes the ability of a capacitor to efficiently operate over a wide voltage range allows increasing of the effective energy storage density to match that of an electrolytic capacitor[1<\/a>]<\/sup>[2<\/a>]<\/sup>[3<\/a>]<\/sup>. Previous switched capacitor buffering strategies have been shown to be effective in achieving high capacitor energy utilization; however, they are either too complicated for practical implementation or suffer a large voltage ripple ratio[4<\/a>]<\/sup>[5<\/a>]<\/sup>. This abstract presents a stacked switched capacitor (SSC) energy buffer architecture and some of its topological embodiments, which when used with longer life film capacitors overcome this limitation while achieving effective energy densities comparable to electrolytic capacitors. The architectural approach is introduced along with design and control techniques. A prototype SSC energy buffer using film capacitors, designed for a 320-V dc bus and able to support a 135-W load, has been built and tested with a power factor correction circuit. It is shown that the SSC energy buffer can successfully replace limited-life electrolytic capacitors with much longer life film capacitors while maintaining volume and efficiency at a comparable level. There are many possible implementations of the SSC energy buffer, enabling tradeoffs between complexity and performance[6<\/a>]<\/sup>[7<\/a>]<\/sup>[8<\/a>]<\/sup>[9<\/a>]<\/sup>. The optimal choice of the circuit topology depends on the dc bus voltage levels and the voltage ripple ratios of the specific applications. As technology evolves, the size and cost of both semiconductor switches and controls continue to reduce, yielding a further benefit of the SSC energy buffer architecture.<\/p>\n\n\t\t