{"id":2925,"date":"2011-06-24T17:58:37","date_gmt":"2011-06-24T17:58:37","guid":{"rendered":"https:\/\/mtlsites.mit.edu\/annual_reports\/2011\/?p=2925"},"modified":"2011-07-19T18:51:25","modified_gmt":"2011-07-19T18:51:25","slug":"bias-stress-effect-in-pbs-quantum-dot-field-effect-transistors-2","status":"publish","type":"post","link":"https:\/\/mtlsites.mit.edu\/annual_reports\/2011\/bias-stress-effect-in-pbs-quantum-dot-field-effect-transistors-2\/","title":{"rendered":"Bias Stress Effect in PbS Quantum Dot Field Effect Transistors"},"content":{"rendered":"

In recent years, there has been an increasing interest in the use of PbS and PbSe quantum dots (QDs) for optoelectronic device applications.\u00a0 Much remains poorly understood about charge transport in thin films of these materials, however.\u00a0 In several recent studies of lead chalcogenide QDs in field effect transistor (FET) structures, a fast bias stress effect, or shift in threshold voltage (\u0394Vth<\/sub>) under prolonged gate bias, was observed [1<\/a>] <\/sup> [2<\/a>] <\/sup> [3<\/a>] <\/sup> [4<\/a>] <\/sup>.\u00a0 This effect manifests as a stretched-exponential decay in the drain-source current (Ids<\/sub>) and is usually attributed to screening of the gate field by the trapped charge.\u00a0 The instability associated with bias stress precludes many practical applications of FETs and complicates the characterization of their performance.\u00a0 Moreover, the dynamics of the stressing process in QD-FETs have not been quantitatively characterized and uncertainty remains regarding the physical origin for the trapped charge, such as whether it accumulates at the QD\/dielectric interface or within the QD film itself.<\/p>\n

We investigated the bias stress effect in ethanedithiol (EDT)-treated PbS QD films in a top-gate bottom-contact field effect transistor (FET) configuration (see Figure 1).\u00a0 Devices exhibit ambipolar operation with typical mobilities on the order of \u03bce<\/sub> = 4\u00d710-3<\/sup> cm2 <\/sup>V-1 <\/sup>s-1 <\/sup>and \u03bch<\/sub> = 3\u00d710-4<\/sup> cm2 <\/sup>V-1 <\/sup>s-1<\/sup>.\u00a0 A fast stress effect is observed in both n-channel and p-channel operation (Figure 2).\u00a0 Similar stress and recovery characteristics are observed in devices made with a variety of dielectrics, including parylene-C, PMMA and polystyrene, suggesting that the bias stress effect is a bulk phenomenon and not due to the semiconductor\/dielectric interface.\u00a0 At room temperature, stress and recovery characteristics are found to be consistent with the presence of deep electron traps and shallow hole traps with densities on the order of at least 0.5 traps-per-QD. \u00a0Study of bias stress at low temperature (T=78 K), however, reveals a freeze-out of the effect which cannot be simply explained by the presence of traps.<\/p>\n\n\t\t