

Materials

Molecules as Segmented Storage Elements in Floating Gate Memories.....	MAT.1
<i>In-situ</i> Deposition of High-k Dielectrics on a III-V Compound Semiconductor	MAT.2
A CMOS-compatible Substrate and Contact Technology for Monolithic Integration of III-V Devices with Silicon	MAT.3
Selective Epitaxial Growth of Ultrathin SiGe-on-Si for CMOS Applications	MAT.4
Graphene by Ambient-pressure CVD.....	MAT.5
Fabrication of Large-area Graphene-based Electronic Devices	MAT.6
Magnetic Oxides for Optical Isolators and Magnetoelectronic Devices.....	MAT.7
Scanning Beam Interference Lithography	MAT.8
Spatial-phase-locked Electron-beam Lithography	MAT.9
Fabrication of Free-standing Silicon-Nitride Zoneplates for Neutral-helium Microscopy using Segmented-grid-spatial-phase-locked electron-beam Lithography.....	MAT.10
Design and Fabrication of Sampled Bragg Gratings in SOI	MAT.11
Anodic Aluminum Oxide Scaffolds for IC Interconnect and Energy-storage Applications	MAT.12

Molecules as Segmented Storage Elements in Floating Gate Memories

S. Paydavosi, V. Bulović
Sponsorship: SRC/FCRP MSD

Conventional flash memories may reach fundamental scaling limits [1] because of the minimum tunnel oxide thickness and poor charge retention due to defects in the tunneling oxide, necessitating new approaches to meet the scaling requirements while simultaneously meeting the reliability and performance requirements of future products. In this study we demonstrate alternative nano-segmented floating gate memories using organic molecules as programmable charge-storage and charge-retention elements in capacitive structures. These organic thin films consist of inherently well-ordered planner molecules that are on the order of 1nm in size, representing a uniform set of identical nanostructured charge-storage centers. We investigated and compared the memory behavior of a variety of molecular thin films for identifying the molecular thin-film characteristics best suited for design of floating gate memory. The initial results show device durability over 10^5 program-erase cycles, with a hysteresis window of up to 3.3 V for program/erase conditions of +8V/-8V, corresponding to the charge storage density of $5 \times 10^{12} \text{ cm}^{-2}$. These results signify the potential of using molecular organic thin films as a floating gate of flash memory devices.

REFERENCES

- [1] Pavan, P., Bez, R., Olivo, P. & Zanoni, E. Flash Memory Cells- An Overview. *Proceedings of the IEEE* 85, 8 (1997).




FIGURE 1: The schematic cross-section of the device structure with chemical structures of tested molecular organic thin films.




FIGURE 2: The C-V plot of a device with a 10-nm thick PTCBI layer showing a $3.3 \pm 0.1 \text{ V}$ hysteresis window.

In-situ Deposition of High-k Dielectrics on a III-V Compound Semiconductor

C. W. Cheng, Y. Li, J. Hennessy, D. A. Antoniadis, E. A. Fitzgerald
Sponsorship: SRC/FCRP MSD

We developed an *in-situ* manufacturable method to passivate the III-V compound semiconductor (especially the GaAs) in an MOCVD system. The trimethylaluminum (TMA) and isopropanol (IPA) were chosen as the precursors of the Atomic Layer Deposition (ALD) of Al_2O_3 . The III-V channel and buffer layer were grown by the CVD mode and then the passivation Al_2O_3 was deposited by the ALD mode by applying appropriate procedures and growth parameters in an MOCVD system. This design made our CVD machine the first *in-situ* passivation CVD machine in the world, and it achieved low interfacial defect density at the oxide/III-V semiconductor. Beside the *in-situ* method, the *ex-situ* method was also investigated to compare the results with the *in-situ* method. The self-cleaning effect was also explored in the *ex-situ* process by applying TMA/IPA as ALD precursors. Both depletion- and enhanced-mode MOSFET were fabricated to evaluate the real performance of the device with *in-situ* passivation oxide.

REFERENCES

- [1] C.W. Cheng and E.A. Fitzgerald, "In situ metal-organic chemical vapor deposition atomic-layer deposition of aluminum oxide on GaAs using trimethylaluminum and isopropanol precursors," *Applied Physics Letters*, vol. 93, no.3, pp. 031902:1-3, July 2008.
- [2] C.W. Cheng, J. Hennessy, D. Antoniadis, E.A. Fitzgerald, "The Discrepancy of C-V Characteristics of In and Ex Situ Atomic-layer-deposition Al_2O_3 on n- and p- GaAs with Arsine Treatment," submitted to *IEEE Electron Device Letters*.




FIGURE 1: An HRTEM image of the interface between GaAs substrate and Al_2O_3 film grown at 370 °C. The TMA and IPA pulse times were both 5 s.




FIGURE 2: The C-V characteristics of in-situ Al_2O_3 / p-GaAs MOS capacitor measured at different frequencies from 10 kHz to 1 MHz.

A CMOS-compatible Substrate and Contact Technology for Monolithic Integration of III-V Devices with Silicon

N. Yang, M. Bulsara, E. A. Fitzgerald
Sponsorship: DARPA COSMOS program

This work explores a method of planar integration of III-V HEMTs with silicon CMOS technology, which will allow for true monolithic integration of III-V RF components with digital logic. The substrate platform and contact technology of the III-V devices are studied. Our group previously developed the substrate platform on which these devices will be built, which is shown in Figure 1 [1], [2]. It has been termed a silicon-on-lattice-engineered-silicon (SOLES) substrate. The buried germanium in this substrate provides a template for the growth of III-V materials, whereas the top silicon-on-insulator allows for the processing of traditional CMOS devices. This substrate platform offers flexible integration of III-V and Si devices [3], [4] as well as the capability to be processed in a Si fabrication facility. We are currently exploring the thermal stability of the SOLES substrate, both in terms of the mechanical stability and the diffusion or interdiffusion of the various layers. Methods to increase the thermal budget of this substrate are sought. These methods include the incorporation of additional buried layers in the substrate. Both the ease of integration of these new materials as well as the ease of subsequent device processing on the SOLES substrate are considered in the materials choices.

For true monolithic integration, both the substrate platform and device processing must be compatible with Si CMOS. Thus, we seek a device process that will eliminate or minimize exposure of the III-V materials. In addition, using only materials that are traditional to the silicon fabrication will be advantageous in allowing for simultaneous processing of both the Si and III-V devices. The III-V contact technology traditionally makes

use of gold, a deep-level trap in silicon. Because the use of gold is detrimental to silicon devices and because of the simultaneous goal of process integration, we seek to create silicide contacts to GaAs through a silicon cap. Nickel silicide is currently being explored for this application due to its low thermal budget, as compared to TiSi₂ and CoSi₂.

REFERENCES

- [1] C. L. Dohrman, K. Chilukuri, D. M. Isaacson, M. L. Lee, and E. A. Fitzgerald, "Fabrication of silicon on lattice-engineered substrate (SOLES) as a platform for monolithic integration of CMOS and optoelectronic devices," *Materials Science and Engineering B: Solid-State Materials for Advanced Technology*, vol. 135, no.3, pp.235-237, Dec. 2006.
- [2] F. Letertre, "Formation of III-V Semiconductor Engineered Substrates Using Smart Cut™ Layer Transfer Technology," in *Mater. Res. Soc. Symp. Proc.* 2008, pp. 1068-C01-01
- [3] K. Chilukuri, M. J. Mori, C. L. Dohrman, and E. A. Fitzgerald, "Monolithic CMOS-compatible AlGaInP visible LED arrays on silicon on lattice-engineered substrates (SOLES)," *Semiconductor Science and Technology*, vol. 22, pp. 29-34, 2007.
- [4] W. K. Liu, D. Lubyshev, J. M. Fastenau, Y. Wu, M. T. Bulsara, E. A. Fitzgerald, M. Urteaga, W. Ha, J. Bergman, B. Brar, W. E. Hoke, J. R. LaRoche, K. J. Herrick, T. E. Kazior, D. Clark, D. Smith, R. F. Thompson, C. Drazek, N. Daval, "Monolithic integration of InP-based transistors on Si substrates using MBE," *J. Crystal Growth*, vol.311, no.7, pp.1979-1983, Mar.2009




FIGURE 1: TEM micrographs of two variations of the SOLES structure. The buried Ge layer is incorporated into the substrate either through a) a SiGe graded buffer [1], or b) by the SmartCut™ process [2].

Selective Epitaxial Growth of Ultrathin SiGe-on-Si for CMOS Applications

M. Kim, J. L. Hoyt
Sponsorship: DARPA

The selective epitaxial growth of ultrathin SiGe-on-Si for structures suitable for CMOS devices has been studied. Very thin $\text{Si}_{0.3}\text{Ge}_{0.7}$ (thickness less than 12nm) was grown in exposed Si regions on oxide-patterned Si wafers. The SiGe growth and misfit dislocation density were studied and analyzed as a function of film thickness and window orientation. Intensive TEM techniques were used for this study.

Strained SiGe and Ge channel PMOS have large hole mobility enhancement over traditional Si channels, and it has been shown that the hole mobility can be enhanced up to 10X relative to unstrained Si [1], [2]. Hole mobility in strained SiGe channel MOSFET is increased with increasing Ge composition. However, growing Ge or SiGe with high Ge composition on bulk Si increases the lattice mismatch in the heteroepitaxy. Increasing the Ge composition above 70% does not bring increased mobility enhancement because the channel thickness is limited due to critical thickness constraints [3]. Increasing the critical thickness for strained SiGe grown in small areas will enable thicker SiGe channels and a pathway to avoid

the mobility degradation associated with ultra-thin films. In addition, this area of study is of interest for epitaxial growth in small-area SiGe source/drains as a means of increasing compressive strain in Si PMOSFETs.

Past studies showed that growing low-Ge-content (<30%) SiGe in small areas ($\sim 10 \times 10 \mu\text{m}$) increases the critical thickness [4]. In this study, we have grown $\text{Si}_{0.3}\text{Ge}_{0.7}$ on exposed Si regions on oxide-patterned Si wafers, with pattern size spanning sub-microns to a few tens of microns. With this limited area growth, the critical thickness of $\text{Si}_{0.3}\text{Ge}_{0.7}$ was $\sim 8\text{nm}$, which is a 3X increase from the equilibrium thickness of 2.5nm (Figure 1). The misfit dislocation for SEG growth is strongly influenced by the processing conditions such as prebake temperature, as well as the shape of the growth area. Figure 2 shows 10-nm-thick $\text{Si}_{0.3}\text{Ge}_{0.7}$ film, one grown in <110> square oxide opening, the other in 45° rotated feature. Dislocation density is much higher in Figure 2(b), and further study is in progress to understand the effect of window shape on the misfit dislocation density.

REFERENCES

- [1] C. W. Leits, M. T. Curie, M. L. Lee, Z.-Y. Cheng, D. A. Antoniadis, and E. A. Fitzgerald, "Hole Mobility Enhancements in Strained Si/Si_{1-y}Ge_y p-Type Metal-Oxide-Semiconductor Field-Effect Transistors Grown on Relaxed Si_{1-x}Ge_x (x<y) Virtual Substances," *Applied Physics Letters*, vol. 79, pp. 4276-4278, December 2001.
- [2] M. L. Lee and E. A. Fitzgerald, "Optimized strained Si/strained Ge dual-channel heterostructures for high mobility P- and N-MOSFETs" *IEEE International Electron Devices Meeting 2003*, vol. 19, pp. 18.1.1-4, 2003
- [3] C. Ni Chleirigh, "Strained SiGe-channel p-MOSFETs: Impact of Heterostructure design and Process Technology," PhD Thesis, Massachusetts Institute of Technology, Cambridge, 2007.
- [4] D. B. Noble, "Misfit Dislocation Formation in Si_{1-x}Ge_x Strained Layers Grown by Limited Reaction Processing," PhD Thesis, Stanford University, Palo Alto, 1991.




FIGURE 1: Plan-view TEM images of $\text{Si}_{0.3}\text{Ge}_{0.7}$ films illustrating the critical thickness in small areas. The field region is SiO_2 . (a) No misfit dislocation is detected for a 6-nm-thick film. (b) For an 11-nm film, dislocations are clearly visible. Scale bar applies to both (a) and (b).




FIGURE 2: Plan-view TEM images of $\text{Si}_{0.3}\text{Ge}_{0.7}$ that was grown (a) in <110> square oxide opening, and (b) in 45° rotated feature, which shows higher dislocation density. Both SiGe films are $\sim 10\text{nm}$ thick.

Graphene by Ambient-pressure CVD

A. Reina, S. Thiele, X. Jia, D. Nezich, S. Bhaviripudi, M. S. Dresselhaus, J. Schaefer, J. Kong

Sponsorship: NSF CAREER (DMR-0845358), Intel Higher Education Program, SRC/FCRP MSD, Lincoln Lab Advanced Concept Committee.

We present an approach to grow graphene films consisting of 1 to 10 graphene layers in ambient pressure on thin metal films [1]. The graphene so produced is transferable to non-specific substrates. The growth of graphene occurs by segregation of carbon from the bulk of the metal film. Such segregation takes place in a CVD process in which the metal thin film is cooled down as it is being doped by carbon from a hydrocarbon source. We find that such graphene precipitation can be controlled in ambient pressure conditions in order to obtain coverage of up to 87% of no more than 2 graphene layers.

The size of such films is limited only by the size of the catalytic metal film. Here, we demonstrate sizes of around 1 in^2 . Transferring of single- and multi-layer graphene to other substrates enables their characterization in isolation from its growth surface. The ambipolar transfer characteristics of the graphene synthesized is demonstrated and electron and holes mobilities of 200-2200 cm^2/Vs were measured. The graphene films also show optical transmittance of 90% in the wavelength range of 400-1000 nm and average sheet resistances of 1 $\text{k}\Omega/\text{sq}$.

REFERENCES

- [1] A. Reina, X. Jia, J. Ho, D. Nezich, H. Son, V. Bulović, M.S. Dresselhaus, and J. Kong, "Large-Area few-layer graphene films on arbitrary substrates by Chemical Vapor Deposition" *Nano Letters*, vol. 9, no. 1, pp. 30-35, 2009




FIGURE 1: Graphene growth and transfer process. 1. Thin films of Ni are deposited on SiO_2/Si by ebeam evaporation and sputtering. 2. The films are annealed and exposed to methane at 1000°C . Carbon decomposed on the surface of Ni diffuses into the bulk of the Ni film. During cooling, graphene precipitation is generated by carbon segregation from the bulk of the film. 3. Transferring of the graphene film synthesized is enabled by wet etching of the Ni film. A PMMA layer is used as support.




FIGURE 2: a) Optical image of a graphene film transferred to a SiO_2/Si substrate. Most of the area (shown in pink) is covered by no more than 2 graphene layers. Recognition of the number of layers is done by measuring the optical contrast created by the film, which depends on the number of layers. b) Electron transport of a graphene strip on SiO_2/Si and modulated by a back gate. c) 2D resistivities measured by several device geometries such as that shown in the inset of b). d) Optical transmittance of a graphene film fabricated by this method showing a transmittance close to 90% over the wavelength range of 400-1000 nm.

Fabrication of Large-area Graphene-based Electronic Devices

A. Hsu, A. Potter, J. Wu, J. Kong, T. Palacios
Sponsorship: ISN, SRC/FCRP IFC

Since the discovery of graphene in 2004 [1], there has been a tremendous amount of interest in this material for its unique electronic properties. Graphene is a stable two-dimensional material composed of a monolayer of carbon atoms with extremely high electron mobility up to 200,000 cm²/Vs [2]. Therefore, in nanostructured devices, electrons may undergo ballistic rather than ohmic transport. Additionally, graphene is a zero-band-gap semiconductor with the conduction and valence bands meeting at the Dirac point. However, there has been much interest in using 1-D graphene nanoribbons (GNR) as a method for inducing a band gap at the Dirac point [3]. These exciting properties coupled with the benefits of already mature planar processing technology have fueled the excitement about graphene-based electronics.

Initially, most measurements have been done on isolated graphene flakes through mechanical exfoliation or “the scotch tape method.” However, recent developments using chemical vapor deposition (CVD) have demonstrated growth of large areas of single-layer graphene and transfer to arbitrary substrates. [4]. Other work on producing large-area devices has focused mainly on growth of graphene on fixed SiC substrates [5]. Although these growth methods have shown promising results, currently, the best device performances reported have been measured on suspended exfoliated graphene.

Our work focuses on improving the material quality and device processing technology of CVD graphene devices. Work in progress includes utilizing high-k dielectric substrates and self-aligned transistor structures to maximize the frequency performance of graphene transistors and exploring nanoribbon graphene devices fabricated through conventional dry etching and patterned-growth modalities. This project also aims to explore future electronic and optoelectronic applications of graphene devices beyond transistors. We have, for example, recently demonstrated the use of graphene’s ambipolar transport for high efficiency frequency doubling [6].

REFERENCES

- [1] Novoselov, K. S., Geim, A. K., Morozov, S. V., et al. “Electric Field Effect in Atomically Thin Carbon Films,” *Science*, vol. 306, pp. 666-669, October 2004.
- [2] Du, Xu., Skachko, I., Barker, A., Andrei, E.Y. “Approaching ballistic transport in suspended graphene,” *Nature Nanotechnology*, vol. 3, pp. 491-495, July 2008.
- [3] Han, M.Y., Ozyilmaz, B., Zhang, Y., Kim, P. “Energy Band-Gap Engineering of Graphene Nanoribbons,” *Phys. Rev. Lett.* vol. 98, pp. 206805, May 2007.
- [4] Reina, A., Jia X., Ho, J., Nezich, D., Son, H., Bulović, V., Dresselhaus, M., Kong, J. “Large Area, Few-Layer Graphene Films on Arbitrary Substrates by Chemical Vapor Deposition,” *Nano Letters*, vol. 9, pp. 30-35, 2009.
- [5] Kedzierski, J., Hsu, P., Healey, P., et al. “Epitaxial Graphene Transistors on SiC Substrates,” *IEEE Transactions on Electron Devices*, vol. 55, pp. 2078-2085, August 2008.
- [6] Wang, H., Nezich, D., Kong, J., Palacios, T., “Graphene Frequency Multipliers,” presented at March APS, Pittsburgh, USA, 2009.




FIGURE 1: Patterned Ohmic Contacts of graphene transferred onto hafnium oxide substrate.




FIGURE 2: Raman spectra for CVD graphene on SiO₂ substrates. The strength of the D band represents defect levels. The ratio of the G' to G provides a rough metric to qualify the number of monolayers of graphene [6].

Magnetic Oxides for Optical Isolators and Magnetoelectronic Devices

C. A. Ross, G. J. Dionne, A. Taussig, L. Bi, V. Sivakumar, H. S. Kim
Sponsorship: Lincoln Laboratory, ISN, NSF

We have established a thin-film laboratory that includes a pulsed-laser deposition (PLD) system and an ultra-high vacuum sputter/analysis system. In PLD, a high-energy excimer laser is used to ablate a target, releasing a plume of material that deposits on a substrate to form a thin film. The PLD is particularly useful for making complex materials such as oxides because it can preserve the stoichiometry of the target material.

We have been using PLD to deposit a variety of oxide films for magneto-optical devices such as isolators. These materials include iron oxide, which can adopt one of four different ferrimagnetic or antiferromagnetic structures depending on deposition conditions, and bismuth iron garnet (BIG, $\text{Bi}_3\text{Fe}_5\text{O}_{12}$), which is useful for magneto-optical isolators in conventional photonic devices. The ideal material for an isolator combines high Faraday rotation with high optical transparency. Garnets have excellent properties but do not grow well on silicon substrates, making it difficult to integrate these materials. In contrast, iron oxide (maghemite) grows very well on MgO or Si, with high Faraday rotation, but its optical absorption is high. One way to solve this problem is to develop new magneto-optical active materials, which can grow epitaxially on Si by using buffer layers. Through doping with transitional metal ions, these materials can exhibit strong Faraday rotation as well as low optical loss. Recently, we have examined Fe and Co-doped SrTiO_3

thin film (Figure 1) [1], which shows strong magneto-optical properties and lower optical absorption compared with iron oxide. The best figure of merits of 1.1 deg/dB and 0.57 deg/dB, which are defined as Faraday rotation divided by optical absorption loss at 1550-nm wavelength, have been achieved in $\text{Sr}(\text{Ti}_{0.6}\text{Fe}_{0.4})\text{O}_3$ and $\text{Sr}(\text{Ti}_{0.7}\text{Co}_{0.3})\text{O}_3$, respectively. These films could be useful for waveguide isolators and other magnetoelectronic devices in which optical absorption losses are critical. Additionally, $\text{As}_2\text{S}_3/\text{Sr}(\text{Ti}_{0.6}\text{Fe}_{0.4})\text{O}_3$ strip-loaded waveguides were fabricated on epitaxial $\text{Sr}(\text{Ti}_{0.6}\text{Fe}_{0.4})\text{O}_3$ on LSAT (001) substrates (Figure 2) [2]. Optical transmission measurements at 1550-nm wavelength confirmed the relatively high transparency of the magneto-optical film. A second project involves the use of electrochemical methods to control the magnetization of iron oxide spinel structure films (magnetite or maghemite) grown on conducting substrates, making a chemically-switchable material. The insertion of Li ions by electrochemical discharge changes the oxidation state of the Fe(III) to Fe(II) and can reduce the magnetization of the film by about 30%, in a reversible process. Recent experiments on nanoparticles of iron oxide show much greater changes in magnetization, up to ~80%, indicating that the process is kinetically limited. Lithiation of CrO_2 also successfully changed the magnetization with an initial change of $10\mu_B$ per Li^+ ion insertion.

REFERENCES

- [1] Hyun-Suk Kim, Lei Bi, G. F. Dionne, and C. A. Ross, "Magnetic and Magneto-optical Properties of Fe Doped SrTiO_3 Films," *Appl. Phys. Lett.* 93, 092506 (2008)
- [2] Lei Bi, Hyun-Suk Kim, Juejun Hu, Lionel C. Kimerling and C. A. Ross, " $\text{As}_2\text{S}_3/\text{Sr}(\text{Ti}_{0.6}\text{Co}_{0.4})\text{O}_3$ and $\text{As}_2\text{S}_3/\text{Sr}(\text{Ti}_{0.6}\text{Fe}_{0.4})\text{O}_3$ strip-loaded waveguides for integrated magneto-optical isolator applications," *Proc. SPIE* 7218, 721803 (2009).




FIGURE 1: Faraday rotation at 1550-nm wavelength vs. applied field for $\text{Sr}(\text{Ti}_{1-x}\text{Fe}_x)\text{O}_3$ films grown on LaAlO_3 (001) substrates.




FIGURE 2: Cross-sectional SEM image of an $\text{As}_2\text{S}_3/\text{Sr}(\text{Ti}_{0.6}\text{Fe}_{0.4})\text{O}_3$ strip-loaded waveguide with an SU-8 top-cladding layer fabricated on an LSAT(001) substrate.

Scanning Beam Interference Lithography

M. Ahn, C.-H. Chang, R. Heilmann, Y. Zhao, M.L. Schattenburg
Sponsorship: NASA

Traditional methods of fabricating gratings, such as diamond tip ruling, electron- and laser-beam scanning, or holography, are generally very slow and expensive and result in gratings with poor control of phase and period. More complex periodic patterns, such as gratings with chirped or curved lines, or 2D and 3D photonic patterns, are even more difficult to pattern. This research program seeks to develop advanced interference lithography tools and techniques to enable the rapid patterning of general periodic patterns with much lower cost and higher fidelity than current technology.




FIGURE 1: Photograph of the Nanoruler lithography and metrology system built by MIT students. This unique tool is the most precise grating patterning and metrology system in the world.

REFERENCES

- [1] "Doppler writing and linewidth control for scanning beam interference lithography," J. Montoya, C.-H. Chang, R.K. Heilmann and M.L. Schattenburg, *J. Vac. Sci. Technol. B* **23**, 2640-2645 (2005).
- [2] "Phase control in multilexposure spatial frequency multiplication," Y. Zhao, C.-H. Chang, R.K. Heilmann and M.L. Schattenburg, *J. Vac. Sci. Technol. B* **25**, 2439-2443 (2007).
- [3] "Design of a double-pass shear mode acousto-optical modulator," C.-H. Chang, R.K. Heilmann, M.L. Schattenburg and P. Glenn, *Rev. Sci. Instr.* **79**, pp. 033104-1-5 (2008).
- [4] "Fabrication of 50 nm-period gratings with multilevel interference lithography," C.-H. Chang, Y. Zhao, R.K. Heilmann and M.L. Schattenburg, *Opt. Lett.* **33**, 1572-1574 (2008).
- [5] "Spatial-frequency multiplication with multilayer interference lithography," C.-H. Chang, Y. Zhao, R.K. Heilmann and M.L. Schattenburg, *J. Vac. Sci. Technol. B* **26**, 2135-2138 (2008).

Interference lithography (IL) is a maskless lithography technique based on the interference of coherent beams. Interfering beams from an ultra-violet laser generates interference fringes, which are captured in a photo-sensitive polymer resist. Much of the technology used in modern IL practice is borrowed from technology used to fabricate computer chips. Traditional IL methods result in gratings with large phase and period errors. We are developing new technology based on interference of phase-locked scanning beams, called scanning beam interference lithography (SBIL). The SBIL technique has been realized in a tool called the MIT Nanoruler, which recently won an R&D 100 award (Figure 1). Large gratings can be patterned in a matter of minutes with a grating-phase precision of only a few nanometers and a period error in the ppb range.

Current research efforts seek to generalize the SBIL concept to pattern more complex periodic patterns, such as variable period (chirped) gratings, 2D metrology grids, and photonic patterns [1]. Important applications of large, high-fidelity gratings are for high-resolution x-ray spectrometers on NASA x-ray astronomy missions, high energy laser pulse compression optics, and length metrology standards. We have recently developed a new grating patterning technique called aligned multiple overlay SBIL, which uses multiple (up to four) precisely overlaid IL images to divide the fundamental grating pattern down to very short periods, in this case 50-nm pitch, over large areas (Figure 2). This type of pattern has many applications including nanomagnetism, semiconductor, and nanobio manufacturing.




FIGURE 2: A 50-nm pitch (25-nm line/space) grating pattern fabricated by 4X overlaid interference lithography.

Spatial-phase-locked Electron-beam Lithography

E. E. Moon, L. L. Cheong, H. I. Smith, J. T. Hastings (U. Kentucky)
Sponsorship: NSF

Our research in spatial-phase-locked electron-beam lithography (SPLEBL) is conducted in collaboration with the University of Kentucky. It is aimed at reducing pattern-placement errors in scanning electron-beam-lithography systems to the sub-1 nm level. Such high precision is essential for certain applications in photonics and nanoscale science and engineering. SPLEBL is currently the only approach capable of achieving such pattern-placement accuracy. As shown in Figure 1, SPLEBL uses a periodic signal, derived from the interaction of the scanning e-beam with a fiducial grid placed directly on the substrate, to continuously track the position of the beam while patterns are being written. Any deviation of the beam from its intended location on the substrate is sensed, and corrections are fed back to the beam-control electronics to cancel beam-position errors. In this manner, the locations of patterns are directly registered to the fiducial grid on the substrate. The research effort at MIT is now focused on developing the materials and processes for producing the fiducial grid, with the objectives of: maximizing the signal-to-noise of the secondary-electron signal derived from the grid; minimizing electron scattering from the grid, which would be deleterious to precision lithography; maximizing the area and absolute accuracy of the grid; and minimizing the cost and inconvenience of producing the grid on substrates of interest.

The current approach derives the modulation of the secondary-electron signal purely from the topography of the grid. The fabrication is exceedingly simple: the

electron beam resist is covered with a grid in a G-line resist, and a few-nanometer coating of metal. Since most e-beam resists are not sensitive in the visible and near-UV, and since most e-beam resists are dissolved in different solvents than are G-line resists, we are able to use the two resists independently. We expose the G-line resist to interference lithography (using a Mach-Zender interferometer or coherent-diffraction lithography) and develop it to form the fiducial pattern. We then uniformly coat the grid with a metal such as Al, providing an enhancement of secondary-electron yield at the vertical sidewalls. When an electron beam scans across such a pattern there are spikes in the secondary electron emission from the sides of the vertical walls, due to enhanced electron escape probability along the sidewalls, as illustrated in the data in Figure 2. The metal and photoresist are stripped before the e-beam resist is developed. Further research will include selection of the grid thickness, metal thickness, and metal type to optimize the signal-to-noise ratio. In addition, if there is incompatibility of solvents between the G-line resist and the e-beam resist we can add a thin film of water-soluble poly-vinyl alcohol between the electron-beam resist and the G-line resist. Finally, the shape of the grid sidewalls can be tailored to optimize the secondary-electron signal in the fundamental grid frequency, and minimize the higher spatial frequency lobes observed in Figure 2.

REFERENCES

- [1] J. T. Hastings, F. Zhang, and H. I. Smith, "Nanometer-level stitching in raster-scanning e-beam lithography using spatial-phase locking," *J. Vac. Sci. Technol. B*, vol. 21, no. 6, pp. 2650-2656, Nov/Dec 2003.
- [2] F. Zhang, H. I. Smith and J. F. Dai, "Fabrication of high-secondary-electron-yield grids for spatial-phase-locked electron-beam lithography," *J. Vac. Sci. Technol. B*, vol. 23, no. 6, pp. 3061-3064, Nov/Dec 2005.




FIGURE 1: Schematic of the global-fiducial-grid mode of spatial-phase-locked electron-beam lithography. The periodic signal detected from the fiducial grid, which includes both X and Y components, is used to measure placement error, and a correction signal is fed back to the beam-deflection system.




FIGURE 2: Plot of the secondary-electron yield in a fiducial pattern composed of PFI-88 photoresist covered with 3 nm of Au/Pd, averaged along one direction.

Fabrication of Free-standing Silicon-Nitride Zoneplates for Neutral-helium Microscopy using Segmented-grid-spatial-phase-locked Electron-beam Lithography

T. Reisinger, C. Fucetola, T. B. O'Reilly, L. L. Cheong, H. I. Smith, B. Holst
Sponsorship: Bergen Research Foundation

Neutral-helium microscopy is a relatively new technique that employs a focussed supersonic-expansion helium beam (~ 50 meV) to image a sample in scanning mode. It potentially offers significant advantages. Firstly, the atoms are neutral, which means that insulating surfaces can be imaged without prior coating. Furthermore, the energy of the beam (a few tens of meV for a wavelength of about 1 \AA) is very low, a factor of 1000 less than electrons for a similar wavelength. This means that fragile samples can be investigated without any damage. Helium atoms can be focussed in a number of ways, but Fresnel zoneplates have achieved the smallest beam focus so far ($1 \mu\text{m}$). The first transmission-mode images created using this technique was published early 2008 [1].

In order to further improve the technique, we have developed a new fabrication process for free-standing Fresnel zoneplates to be used as focusing elements in a scaled-down and stabilised setup designed to improve resolution to about 300 nm (full width half maximum) and create the first reflection mode images. The quality of the images obtained using this technique will strongly depend on the diffraction efficiency of the fabricated zoneplates, which is determined by how closely the zoneplate resembles the ideal. Scanning electron-beam lithography (we used the RAITH 150 system available at RLE's SEBL facility) provides the necessary resolution, but pattern fidelity is limited by intra- and inter-writefield distortion. We have developed a fabrication process for the free-standing zoneplates and are currently working on minimizing both mentioned distortion errors using interference lithography gratings as a reference (see Figures 1 and 2) [2].




FIGURE 1: Schematic of spatial-phase locking approach for a zoneplate pattern using a segmented fiducial grid. The marks at the corner of the $200\text{-}\mu\text{m}$ writefields are dot-grids with a period of 200 nm , which were created by segmenting a Mach-Zehnder interference-lithography grid. They are used to align the writefield to the substrate as well as relative to each other, by scanning the write-field at the corners which are not relevant to the zoneplate pattern. The result will be a zoneplate with higher diffraction efficiencies.




FIGURE 2: SEM micrograph of the segmented-grid alignment-mark. The titanium-gold dots are arranged in a 200-nm grid, where the two grid-axes subtend an angle of 90° to an accuracy of better than 1 arc minute . The segmentation was achieved using standard contact-ultraviolet-lithography. The spatial phase of these marks is measured for each write field by two orthogonal line scans and the writefield alignment is updated based on that spatial phase at three writefield corners.

REFERENCES

- [1] M. Koch, S. Rehbein, G. Schmahl, T. Reisinger, G. Bracco, W. E. Ernst, and B. Holst, *J. Mic.* (cover story) 229, 1 (2008). See also *Nature Research Highlights: Nature* 451, p.226-227, 2008.
- [2] J. T. Hastings. *Nanometer-Precision Electron-Beam Lithography with Applications in Integrated Optics*. PhD thesis, Massachusetts Institute of Technology, June 2003.

Design and Fabrication of Sampled Bragg Gratings in SOI

J. Sun, C. W. Holzwarth, H. I. Smith
Sponsorship: DARPA

Waveguide Bragg gratings are used in optical communication systems for many applications. However, in order to achieve more advanced grating properties, such as phase shift and chirp, Scanning-Electron-Beam-Lithography (SEBL) with special precision-control techniques (e.g. Spatial-Phase-Locked EBL) represents one approach. We propose a novel sampled-Bragg grating (SBG) structure to realize various grating responses using optical lithography only. In this scheme, interference lithography is used to fabricate the background grating with excellent coherence, and then the background grating is amplitude-modulated to achieve various grating responses. In SBG, various grating responses are realized by reallocating the sampling positions and by varying the duty cycle of each sampling. For example, the phase shift grating is achieved by phase shifting the sampling instead of the grating itself. Figure 1(a) shows the simulated transmission spectrum of a phase shift grating using SBG, where the desired filter response appears in the -1st channel. Similarly, the chirp grating is achieved by chirping the sampling period, as shown in Figure 1(b).




FIGURE 1(A): Simulated response of a phase-shift grating using SBG.




FIGURE 1(B): Simulated response of a chirp grating using SBG




FIGURE 2(A): SEM of a fabricated SBG




FIGURE 2(B): Cross-sectional view of the SBG

The sampling period is usually of the order of $\sim 10\mu\text{m}$, which is much larger than the grating period and enables to use optical-contact lithography. A processing flow for SBG fabrication was developed. A thin layer of SiO_2 was first evaporated on top of an SOI wafer. The background grating was formed on this layer through interference lithography. This SiO_2 grating layer will serve as a hard mask to etch grating into silicon later. Then the sampling pattern was transferred onto the grating layer by optical-contact lithography and etching away excess background grating. After this, a second contact lithography was performed to pattern the waveguides and HBr etching was used to transfer the waveguide pattern into silicon to form a ridge waveguide. Finally, the grating pattern was etched into the top of the silicon ridge waveguide to a certain depth to form the SBG. Figure 2(a) shows the micrograph of a fabricated SBG, and Figure 2(b) shows the cross-sectional view of the SBG under Scanning-Electron-Microscope.

Anodic Aluminum Oxide Scaffolds for IC Interconnect and Energy-storage Applications

J. Oh, Y. C. Shin, A. Al-Obeidi, C. V. Thompson
Sponsorship: NSF

Metallic nanowires and nanotubes are promising candidates for advanced electrode arrays for sensor arrays and energy storage applications such as micro-batteries [1], [2]. To integrate synthesized nanowires into the devices, it is desirable to fabricate them with controlled size and location on the device-applicable substrates. As a strategy, we are developing templated self-assembly methods that combine top-down (lithography) and bottom-up (self-assembly) approaches for fabricating and assembling various metallic nanowires and nanotubes for sensor and energy-storage applications [3].

Ordered porous alumina (OPA) is a nano-structured material that self-orders with domains and has been widely used as a template for growth of metallic nanowires and nanotubes [3]. However, the nanowires grown in the OPA are electrically blocked from the substrate due to a thin insulating barrier oxide at the base of the pores. While it is desirable to remove the thin barrier oxide, this removal is normally done using chemical etching, a barrier-thinning technique, or a reverse-bias technique [4]. These methods lead to pore widening and are difficult to implement for OPA on substrates, with difficulties increasing for small-diameter pores and pores with small spacings.

A new method for perforation of the OPA barrier layer has been developed, based on anodization of Al/W multilayer films on substrates [5]. When Al/W multilayer films are anodized and pores approach the Al/W interface, tungsten oxide forms and penetrates the alumina barrier oxide. After selective etching of the tungsten oxide, the base of the pores opened, without etching of the OPA (Figure 1). With this technique, we have demonstrated that it is possible to perforate OPA barrier layers for porous structures with small-diameter pores at small spacings and fabricated free-standing metallic nanowires, such as Ni, Au, and Pt, and carbon nanotubes on metallic layers on Si substrates (Figure 2) by selectively removing the OPA template. Using these NWs and NTs with or without the AAO as a platform, we are testing electronic characteristics for future IC interconnects and developing a micro-battery.




FIGURE 1: Cross-sectional SEM image of ordered porous alumina (OPA) after removal of thin barrier oxide.




FIGURE 2: An SEM image of free-standing Ni nanowires on a conducting layer on Si substrates.

REFERENCES

- [1] A. Naeemi and J. D. Meindl, "Compact physical models for multiwall carbon-nanotube interconnects," *IEEE Electron Device Letters*, vol. 27, pp. 338-340, May 2006.
- [2] C. K. Chan, H. L. Peng, G. Liu, K. McIlwrath, X. F. Zhang, R. A. Huggins, and Y. Cui, "High-performance lithium battery anodes using silicon nanowires," *Nature Nanotechnology*, vol. 3, pp. 31-35, Jan 2008.
- [3] R. Krishnan and C. V. Thompson, "Monodomain high-aspect-ratio 2D and 3D ordered porous alumina structures with independently controlled pore spacing and diameter," *Advanced Materials*, vol. 19, pp. 988-+, Apr 6 2007.
- [4] O. Rabin, P. R. Herz, Y. M. Lin, A. I. Akinwande, S. B. Cronin, and M. S. Dresselhaus, "Formation of thick porous anodic alumina films and nanowire arrays on silicon wafers and glass," *Advanced Functional Materials*, vol. 13, pp. 631-638, Aug 2003.
- [5] J. Oh and C. V. Thompson, "Selective barrier perforation in porous alumina anodized on substrates," *Advanced Materials*, vol. 20, pp. 1368-+, Apr. 2008.